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Abstract 
The demands for compact, light weight and Iow cost electronic products have resulted 
in the miniaturisation of solder interconnects to a sub-millimetre scale. With such a 
reduction in size, the solder joints cannot be assumed to behave in the same way as 
bulk solder in terms of reliability due to the fact that their material behaviours are 
influenced by the joint size and microstructure. The complexity of their reliability 
assessment is furthermore compounded by the demand for the replacement of 
traditional SnPb solder alloys with lead-free alloys, due to the presence of the toxic 
and health hazardous element (Pb) in the former alloy. However, these new lead-free 
alloys have much less history of industrial applications, and their material and 
reliability data is not as well developed as traditional lead-based alloys. In addition, 
most previous reliability assessments using finite element analysis have assumed a 
uniform distribution of temperature within the electronic assembly, which conflicts the 
actual temperature conditions during circuit operation. Therefore, this research was 
undertaken to analyse the effect of solder joint size on solder material properties from 
which material models were developed, and to determine the effect of an actual (non-
uniform) temperature distribution in an electronic assembly on the reliability of its 
solder joints. Following a review of lead-free solders and potential lead-free alloys, 
lead-free solder microstructures, and the reliability issues and factors affecting the 
reliability of solder joints, the practical aspects of this research were carried out in two 
main parts. 
The first part consisted of substantial work on the experimental determination of the 
temperature distribution in a typical surface mount chip resistor assembly for power 
cycling conditions, and the stress-strain and creep behaviour for both Sn3.8AgO.7Cu 
solder joints and reflowed bulk solder. This also included building material models 
based on the experimental data for the solder joints tested and comparison with that for 
bulk solder. Based on the comparison of the material properties, two extreme material 
models were selected for the reliability study. Size and microstructure effects on the 
solder material properties were also discussed in this part. 
The second part comprised of extensive finite element analysis of a surface mount 
chip resistor assembly and reliability assessment of its solder joints. The simulation 
began with elasto-plastic analysis for 2D and 3D chip resistor assemblies to decide 
upon the kind of formulation to be used when the full complexity of both plasticity 
and creep is considered. The simulation was carried out considering the determined 
non-uniform temperature distribution and idealized or traditional uniform temperature 
condition. The solder joint's material properties were modelled using the two material 
models determined from the experimental results. The effect of temperature 
distribution during thermal cycling and of the selected material models on the solder 
joint reliability was demonstrated using finite element analysis and subsequent fatigue 
life estimation. 
In summary, this research has concluded that the material behaviour of the solder joint 
is different from that of bulk solder due to the effect of its size and microstructure. The 
anisotropic behaviour of the solder joint cannot be ignored in reliability studies, since 
it has a significant effect on the solder joint's fatigue life. The research also showed 
the significant effect of an actual (non-uniform) temperature distribution in the 
electronic assembly on the solder joint fatigue life. 
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Chapter I: Introduction 
1. Introduction 
This chapter presents an overview of the purpose and different levels of electronic 
packaging, the reasons new lead-free solder alloys are required, and, brief details of 
the prospective lead-free solders. With the continued demand for miniaturisation 
alongside the implementation of new lead-free solders, manufacturing of reliable 
products has been a major concern for the electronics industry. In addition the 
mechanical behaviour of small-scale solder joints is different from that of bulk solder. 
Therefore, to accurately predict the reliability of the solder joint, detailed knowledge 
of its operating conditions and mechanical behaviour is essential. This chapter also 
discusses the objectives of the research. 
1.1 Electronic Packaging 
Electronic packaging encompasses a range of technologies for protecting electronic 
components and providing electrical interconnections. At the heart of modem 
electronics are (mainly) silicon integrated circuits (ICs). These ICs are not isolated 
entities. They communicate with other chips in the circuit through an input/output 
(VO) system of interconnects and the fragile chip and its embedded circuitry are 
dependent on the package for support and protection. The package serves three main 
purposes [I, 2]. First, to protect the components from the environment and from 
abusive handling, which may occur in manufacturing, and from mechanical loads and 
vibration that may occur in service. Second, it facilitates the interconnection of the 
circuits on the component, which in turn helps for heat dissipation from its top surface. 
Finally, it serves to facilitate the manufacturing process by providing a rugged housing 
that can be handled with automatic machinery. Therefore, one of the most critical 
levels of electronic packaging is that of packaging and interconnecting integrated 
circuits (lCs) and semiconductor devices. 
There are several layers of interconnection/packaging within any electronic system. A 
hierarchy established by IBM [3] for their smaller computer system, which, in general, 
may be applied to any electronic system is shown in Fig I-I. The hierarchy is as 
follows [1-3]: 
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(a) Individual component packaging - components are assembled to a package such 
as a chip carrier (CC), small-outline IC (SOIC), or dual-in-line package (DIP), 
and interconnected by wire bonding, tape automated bonding (TAB) or flip chip 
(FC) assembly techniques. 
(b) The packaged components are assembled onto a printed circuit board (PCB) or 
to another type of substrate. 
(c) Printed circuit boards are connected to a mother board to form a module. At this 
and subsequent stages connectors are usually separable, as opposed to the 
normally permanent connections at earlier stages. 
(d) Subsystems are assembled to form modules. 
(e) Subsystems are interconnected to give the final system configuration. 
Some variation occurs between different systems, e.g. small systems may miss one or 
more of the intermediate levels. 
(b) 
(d) 
Fig. 1-1: Different levels of electronics packaging [3] 
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In electronic packaging, solder joints are very common interconnections in levels (a) 
and (b). These perfonn two very important functions by providing the required 
electrical connections and mechanical support to the package. With the continued 
demand for miniaturised and lightweight products, electronic industries are facing a 
challenge to meet these demands. Miniaturisation demands smaller, more compact and 
higher perfonnance products at low cost. These objectives are accomplished by 
reducing the solder pad size and spacing on the chip [I]. This leads to an increased 
density of the packaging system. Some examples are videocameras and camcoders, 
electronic organisers, personal computers (PCs), laptops (notebook), mobile phones 
etc. In the process of miniaturisation, electronic production worldwide has been 
undergoing revolutionary changes in both components and manufacturing techniques. 
One new packaging technique that emerged as a result of miniaturisation was surface 
mount technology (SMT). 
Surface Mount Technology (SMT) 
Surface mount technology was a revolutionary change for the electronics industry. 
This technique emerged during the mid-1960s with the advantage of being able to 
place components on both sides of the hierarchy level (b) substrate. However, SMT 
did not become common for PCB assembly until about IS years later. During the late 
1970s, the conventional through hole technology (THT) ran into increasing difficulty 
in meeting the constant need for smaller, higher perfonnance, less expensive and more 
reliable electronic assemblies [4, 5]. The conventional method required the drilling of 
. hole in the substrate for every component lead, because of the universal 2.54 mm (0.1 
inch) interconnection grid in use, and because of the entrenched position of the 
ubiquitous plastic dual-in-line package for almost all integrated circuits. Figure 1-2 (a) 
and (b) show the SMT and THT connections respectively to the PCB [5], and thereby 
explain the differences between them. It required a sweeping change of thought to 
make the move to surface mount components (SMCs) on boards rather than through 
hole mount them because, with this seemingly small change, have also come changes 
in component packaging shapes and sizes, changes to fully automated component 
handling, new component attachment methods using screen printed solder pastes, 
innovative changes in board design algorithms, and changes in the requirements of 
post assembly cleaning, testing and inspection. 
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SMT can meet three important industrial demands i.e. reduced size, reduced cost and 
increased performance. Adopting this packaging technology can result in 40 % and 
50% reduction in assembly size and cost, respectively [4]. The electrical performance 
of a surface mounted assembly is superior to that of a conventional assembly, 
particularly at high frequencies, and, despite early concerns, the reliability has proved 
to be at least as good [4, 5]. The technology is applicable to all applications such as 
aerospace, high reliability, industrial, commercial or consumer. Today most common 
components used in applications, such as capacitors, resistors, transistors, diodes, 
inductors, ICs, and connectors are available as SMCs. Even though this packaging 
technique meets· most of the industrial needs, like all packaging techniques, it has 
some disadvantages. The manufacturing processes for SMT are much more 
sophisticated than through-hole boards, raising the initial cost and time of setting up 
for production. Manual handling of surface mount devices (SMDs) become difficult, 
due to their very small sizes and lead spacings, making component-level repair of 
devices or manual prototype assembly extremely difficult, and often uneconomical. 
AI 
! i I" i • ) 
(a) 
.----# .IIIIII~  
(b) 
Fig. 1-2: Schematic of printed circuit board technologies: (a) SMT; (b) THT [5] 
1.2 Lead-Free Solder Alloys 
The advent of industrialization in the 1900s resulted in an unprecedented revolution in 
manufacturing technology. These new technologies led to rapid growth of the 
economy in many countries. Numerous inventions took place in this short span of 
time; and the development of electronic products was one of them. Electronic products 
have come to dominate human life, and become part and parcel of it with the invention 
of radio, television, telephones, mobile phones, computers, etc. 
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Industrialization has also led to related effects on lives and the environment. Lead (Pb) 
has been widely used as one of the constituents of interconnection materials in 
electronic products. However, it is well known that lead (Pb) is hazardous to health 
and the environmental due to its toxic nature [6, 7]. This toxic and health hazardous 
element has been found to result in numerous diseases such as reduced intelligence in 
children, kidney, liver and brain damage, and impaired memory. Such diseases occur 
due to lead levels in the blood of more than 0.25 mg/I [6, 8, 9]. Human beings are 
prone to these diseases when they live or work in such a toxic and health hazardous 
environment. 
The correct waste management of lead containing products is one of the main 
concerns for avoiding lead being discharged to the environment. It can be argued that 
the amount of lead used in electronic products was less than 0.49 % of the total lead 
consumption [6, 9]. However, due to the faster growing waste from the electronic 
industry it became a major concern for the environment and health. Another concern is 
that employees working within the industry were constantly exposed to higher level of 
lead and, there is a worry that lead could be carried home on hislher clothing, which 
leading to contamination in the home [10]. There are different forms in which Pb 
containing waste is generated by the electronic industry: 
• Waste solder 
• Solder dross 
• Used wipes 
• Empty packaging containers 
Some wastes can be recycled and some have to be disposed as hazardous. However, in 
general electronic manufacturing sites are clean and safe environments in which to 
work, but governments across the world have targeted the removal of lead from 
electronic products due to pollutants generated by the electronic industry as well as 
other industries. A great number of lead containing products such as radios, 
televisions, telephones and other electronic products are being disposed of in landfills. 
All modern landfills have leachate treatment systems, but these can be overloaded or 
treatment systems can malfunction. Hence, Pb from these products can leach into the 
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environment as a hazardous material [9]. Therefore, the European Union implemented 
legislation called the Restriction of Hazardous Substances in electrical and electronics 
equipment (RoHS) directive, which, for the majority of applications, prohibits the 
manufacturing or import of lead-containing electronic or electrical components by its 
member countries. The European Union also introduced the Waste from Electrical and 
Electronics Equipment (WEEE) directive to improve the disposal of waste electronic 
and electrical products. Similarly, in Asia, Japan has voluntarily removed lead from all 
electronic and electrical products. 
Since electronic products are a significant source of environmental pollution, there has 
been a strong drive to remove lead from them. Solder joints are common features in 
most electronic products and are the main use of lead in most electronic products. 
Traditionally most solder joints were created using the well established tin-lead (SnPb) 
family of solder alloys, the most common of which are near-eutectic 60Sn40Pb and 
eutectic 63Sn37Pb. Therefore, many researchers are studying the possibility of 
replacing the eutectic/near-eutectic SnPb solder alloys with a lead-free solder alloy. 
Furthermore, the new solder materials must meet the requirements of a good solder 
alloy. This has motivated researchers to undertake extensive research on new solder 
materials and to test them in the field before industrial implementation. 
1.2.1 Requirements of New Solder Alloys 
Electronic and electrical products and components are considered to be lead-free if 
they are assembled without any intentional use of lead as a raw material or in the 
manufacturing process. But lead may exist as an impurity. According to the National 
Electronics Manufacturing Initiative (NEMI) definition, the amount of lead in solder 
joints should be less than 0.2 % [6]. Tin-lead solder alloys have been used widely 
across the electronic and electrical industries. This alloy is of low cost, and satisfies 
the requirements of a good solder alloy [7, 11]. It has a long history of application in 
electronic packaging, as well as proven temperature-dependent material data and 
reliability models. Any next-generation lead-free solders, which replace tin-lead solder 
alloys, should satisfy the same requirements in a practical and economic way. Also, 
temperature-dependent material data and reliability models have to be developed. The 
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following are requirements any new solder alloy should meet considering the existing 
tin-lead solder alloy as a baseline [6,8]: 
1. Low melting temperature 
2. Comparable cost 
3. Small pasty range (small difference between liquidus and solidus temperatures) 
4. Good wetting and wetting speed 
5. Acceptable physical properties: density, coefficient of thermal expansion 
(CTE), and electrical and thermal conductivity 
6. Good mechanical properties (strength and ductility) 
7. Good reliability and fatigue performance 
8. Low toxicity 
9. Compatibility with the fabrication needs for various solder forms 
10. Acceptable impact and shock performance 
11. High process yields with existing processing equipments 
1.2.2 Prospective Lead-Free Alloys 
The search for new lead-free alloys started due to the proposed bans on the use of lead 
in electronic products, as well as some companies wishing to voluntarily remove such 
health hazardous substances to allow marketing of products as environmentally 
friendly. Many new solder alloys are tin rich, with a variety of other elements added to 
enhance various characteristics [12, 13]. The most basic solders are binary alloys that 
have been used for years in electronic applications. Tin-lead has been a suitable 
standard alloy for many years simply because it meets most of the requirements of 
electronic assembly [8,14]. However, with an urgent need for controlled recycling and 
reduction of hazardous waste related to finished products, the greater use of lead-free 
solders has lead to the discovery of some of their noteworthy characteristics. For 
example, high joint strength, better fatigue resistance, improved high temperature life 
and harder solder joints are among the features seen in some of the newer materials 
[12, 15]. Nevertheless, it is important to remember that these benefits are very much 
dependent on the specific alloy and its intended applications, and each alloy should be 
thoroughly investigated before implementation into production. 
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Ever since the commencement of research and development of lead-free solders, a 
large number of solder alloys have been proposed. Table 1 gives options for various 
lead-free solders as well as their composition, melting point, and notable 
characteristics. Prospective lead-free solders are generally benchmarked against 
conventional tin-lead solder. It is evident from various lead-free compositions that 
most of the lead-free alloys are tin (Sn) rich, typically containing more than 90 % of 
Sn with alloying elements such as bismuth (Bi), indium (In), silver (Ag), copper (Cu), 
zinc (Zn) and antimony (Sb). This suggests that the physical, chemical, and 
mechanical properties of the proposed lead-free solders will be heavily influenced by 
the properties of pure Sn, in contrast to tin-lead eutectic, which comprises a mixture of 
Sn-rich and Pb-rich phases. 
From the review of prospective lead-free solders, most of them melt at a temperature 
higher than that of SnPb which has eutectic melting point of 183°C. The exceptions 
are alloys containing indium or bismuth, which tend to significantly lower the melting 
temperature. The main problem with indium is its cost, with prices in the area of 
€125/kg, which is about 23 time higher than that of Sn [9]. As for bismuth-based lead-
free alloys, a lower melting temperature (138°C) than that of SnPb is obtainable 
together with a cost similar to that of Sn. Unfortunately, bismuth in soldering alloys 
tends to cause embrittlement, and if a bismuth-based alloy picks up any lead, a ternary 
eutectic of SnBiPb is formed with an even lower melting temperature of 95°C. This is 
considered a manufacturing and reliability issue [6, 16]. Zinc based solders are cost 
effective, but they are prone to oxidation and corrosion [16]. These limitations leave 
SnCu, SnAg and SnAgCu solders as prime candidates for the transition to lead-free. 
Even though SnCu solder is lowest in cost amongst these three and is high temperature 
resistant, it has a lower tensile strength than eutectic SnPb. Better creep and tensile 
behaviour can be achieved by addition of Ag to SnCu [9, 16]. In the case of SnAg, 
when soldering to copper terminationslsubstrates, the increased dissolution of copper 
in the SnAg binary alloy affects the solder joint microstructure, and therefore the 
mechanical properties. This can be decreased by addition of low levels of copper in to 
the SnAg solder alloy. Therefore, SnAgCu alloys have become mainstream lead-free 
alloys for electronic assembly. NEMI, the International Tin Research Institute (ITRI) 
and the former UK Department of Trade and Industry (DTI is now BERR) have 
recommended these alloys [6, 9]. In Europe, the EU funded IDEALS consortium has 
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recommended Sn3.8AgO.7Cu as the best lead-free alloy based on the results of 
temperature cycling testing from 253 K to 398 K for up to three thousand cycles and 
power cycling from 298 K to 383 K for five thousand cycles [6]. However, knowledge 
of the performance of this alloy is still considerably less than that of traditional SnPb 
solders, and it needs to be investigated thoroughly for its reliability within various 
applications and operating conditions before implementation. 
Table 1-1: Major groups of solders and some significant characteristics [6, 9, 16, 17] 
Typical alloy Melting Alloy group temperature Characteristics 
composition (Tm.°C) 
SnPb Sn37Pb 183 High ductility Sn37Pb2Ag 179 
SnBi Sn58Bi 138 Low melting point, sensitive to Pb contamination, brittle 
SnZn Sn8Zn3Bi 195 Low cost, Zn oxidation and Sn9Zn 199 corrosion problem 
Sn3.5Ag6Bi 206 Sn3.5Ag3BI 210 Good tensile strength, sensitive SnAgBi Sn2.8Agl~i 215 to Pb contamination Sn2.0Ag3Bi 220 
Good fatigue properties, Cu 
SnAg Sn3.5Ag 221 dissolution from substrate affect 
the solder joint properties 
Improved fatigue properties, 
SnAgCu Sn3.8AgO.7Cu 217 reduced Cu dissolution from 
substrate, mainstream lead-free 
alloy 
SnCu SnO.7Cu 227 Common low cost alternative for 
wave soldering 
SnIn Sn5IIn 120 Low melting point, poor fatigue properties, expensive 
SnSb Sn5Sb 236-243 Poor wetting and toxic 
9 
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1.3 Research Objective 
Due to the miniaturisation of electronic products, new packaging technologies such as 
surface mount packaging were invented. Although, surface mount technology brought 
in many advantages such as high performance, lower cost, and more compact 
products, this technology also resulted in a new reliability threat to the integrity of the 
products. For example the components such as chip resistors and capacitors are 
mounted onto PCBs through smallleadless solder joints. In such a situation, only the 
solder joint, which is the intercounecting element between the component and 
substrate, can accommodate any differential movement between the component and 
substrilte. This differential displacement is primarily due to mismatches in the thermal 
expansion between them under cyclic variations of thermal loading. Even if the 
component and substrate are made of similar CTE materials, under power cycling 
thermal conditions, the temperature difference between the component and substrate 
introduces differential movement between them. This differential movement results in 
inelastic strain in the solder joint. Thus, this thermally excited inelastic deformation of 
the solder joints ultimately results in their low cycle fatigue. 
Although this issue has been recognised for about 40 years [5], the issue of reliability 
in surface mount components needs to be investigated due to the introduction of lead-
free solders in the electronic industries. These solders neither have much history of 
application in the industry nor does sufficient material properties data exist for 
reliability predictions to be made with confidence. As mentioned earlier SnAgCu is 
the most common alloy being used to replace SnPb, due to its better chemical, 
physical and mechanical properties compared with traditional Sn-Pb alloys. The exact 
composition of the SnAgCu alloy used varies, however in Europe 95.5Sn3.8AgO.7Cu 
is considered the best composition [6, 9, 18]. With such a high level of Sn in the solder 
alloy, its material properties are mainly influenced by the Sn. Generally the SnAgCu 
solder joint microstructure consists of Sn-grains, Sn dendrites and ~-Sn matrix. Since 
Sn has a body centre tetragonal (BCT) structure, the solder joints are expected to show 
considerable anisotropic behaviour [19]. Thus the number of Sn-grains and their 
orientation play an important role in the mechanical behaviour of the solder joint. 
Miniaturisation also results in smaller solder joints. In some applications solder joint 
dimensions could be less than 100 !lm. This reduced size also influences the 
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mechanical behaviour of the solder joint. Thus, it is important to understand the 
mechanical behaviour of Sn3.8AgO.7Cu solder joints that are of a size commensurate 
with the real application and manufactured using processes resembling typical 
fabrication conditions. 
Reliability testing of solder joints is time consuming and expensive. Therefore, finite 
element analysis (FEA) has been used quite frequently as an alternative, with which 
any geometry and operating conditions can be modeIled [20]. However, the 
temperature distribution in the electronic assembly has been generally idealised as 
uniform in such modelling. This idealisation is unlike the actual thermal conditions 
typically occuring in the assembly. Hence, this research has initially used experimental 
approaches to study both the mechanical behaviour of small-scale Sn3.8AgO.7Cu 
solder joints, and the temperature distribution in an actual surface mount assembly 
when powered. These findings are then combined in a study of the reliability of the 
lead-free solder joints in a real application. 
Thus, the research novelties addressed in this thesis are: 
• Contributions of microstructure and size effect on the increased mechanical 
behaviour oflead-free solder joint over bulk solder. 
• The effect of a non-uniform temperature distribution on the temperature 
cycling reliability of lead-free solder joints. 
The thesis also addressed couple of other research issues while achieving the research 
novelties. They are: 
• Effects of tensile and shear loading on the visco-plastic behaviour of lead-free 
solder joints. 
• The influence of material properties on the solder joint reliability usmg 
sensitivity studies. 
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1.4 Thesis Structure 
Figure 1-3 shows the structure of the thesis, which is broken into four different 
sections: research background and literature review, experimental research, finite 
element simulation of a real problem, and conclusions from the drawn research. 
The research background and literature review encompasses chapters one to four. 
Chapter I presents some background information about electronic packaging and the 
requirements for lead-free solders. This chapter also lays out the research issues 
addressed in the thesis. Chapter 2 discusses the general mechanical behaviour of 
metals and alloys. The microstructural effects on the mechanical behaviour of the 
solder joints are reviewed in chapter 3. Finally, chapter 4 discusses the reliability 
aspects of solder joints in electronic products. 
The experimental research encompasses three chapters, and highlights important 
findings. Chapter 5 deals with determination of the temperature distribution in a 
surface mount chip resistor assembly during power cycling. The determined stress-
strain and creep properties of solder joints and their comparison with those of bulk 
solder are discussed in chapters 6 and 7, respectively. 
Finite element simulation of a real problem consists of only one chapter, chapter 8. In 
this chapter the reliability of the lead-free solder joints of a surface mount chip resistor 
is simulated using outcomes from the experimental research. 
The final section within the thesis contains a single conclusions chapter, which 
discusses the final conclusions of this research and also highlights potential areas of 
further work. 
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2. Mechanical Behaviour of Metals and Alloys 
This chapter discusses the mechanical behaviour of metals and alloys including solder 
materials. It also reviews the plasticity theory for time-independent plasticity, 
viscoplastic, and creep behaviour in metals and alloys. In addition, the constitutive 
equations for creep and viscoplasticity and their importance for modelling of the 
solder joint behaviour are discussed. 
2.1 Introduction 
In all engineering applications the components of a structure are subjected to various 
kinds of loads. Such components must be properly designed to resist the actual or 
probable loads that may be imposed upon them. Before designing any structure, the 
materials used in that structure must be studied thoroughly for all the operating 
conditions that they will be subjected to. Therefore, the mechanics of materials and 
their metallurgy are important subjects which enable engineers to understand various 
mechanical properties and the influence of microstructure on them. Solder joints in 
electronic products have a primary function of providing electrical connection, but 
must also withstand mechanical harsh loads due to environmental conditions. Due to 
the removal of lead from electronic products, the new lead-free materials must be 
tested to obtain their mechanical properties. These properties can be obtained by 
performing tension, compression or shear tests. Before moving on to describe the 
practical experiments conducted on lead-free solder joints, the background related to 
the elastic, plastic and creep behaviour of metals and alloys, including lead-free 
solders, are discussed. 
2.1.1 Stress and Strain in Materials 
All structural materials deform when subjected to an external load. When a body is 
subjected to an external load, there are also internal forces developed to resist the 
deformation of the body, and this force per unit of area is called a stress. Consider an 
example of a uniform cylindrical bar subjected to an axial tensile load (Fig. 2-1). 
Assume that two gauge marks are put on the surface of the bar in its unstrained state 
and that Lo is the gauge length between these marks. A load P is applied to both ends 
of the bar. As a result of this axial load, the diameter of the bar decreases and the 
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distance between the gauge marks increases by an amount 8. This increase in the 
gauge length from Lo to L (L = Lo + 0) is called deformation. Thus the average 
engineering strain, e E' is given by the ratio of the change in length to the original 
length [21-23]: 
8 L-L 
e =_= 0 
E Lo Lo 
2.1 
Lo 
P '\ ( p 
• • 
/ \ 
Fig. 2-1: Cylindrical bar subjected to axial load 
Strain is a dimensionless quantity since both 8 and Lo are expressed in units of length. 
When the external load P is applied, it is balanced by the internal resisting force which 
is integral of the stress normal to the cross sectional area A of the bar. Thus the 
equilibrium equation is: 
p= fa-dA 2.2 
where a- is the stress is the material. Assuming a- is constant over the area, A, Eq. 
(2.2) becomes [23]: 
and therefore: 
P 
a-=- 2.3 
A 
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In general, the stress will not. be unifonn over the area A, and therefore Eq. (2.3) 
represents an average engineering stress in the direction nonnal to the cross section. 
Apart from the nonnal stress, there is a shear stress which acts along the plane and 
perpendicular to it. Consider an inclined plane mn (Fig. 2-2a) with cross sectional area 
A 1. The axial load P can be resolved into a nonnal load P n and tangential load PIon 
this plane. The tangential load PI causes a stress along the plane mn and it is given by 
[21-24]: 
2.4 
The shear stress acting along the surface causes angular changes in the geometry of a 
body, which is known as shear strain. The Fig. 2-2(b) illustrates the strain produced by 
the pure shear of one face of a cube. The angle at A, which is originally 90°, is 
decreased by the application of shear stress by a small amount B. The shear strain r is 
the displacement a divided by the distance between the planes, h. This ratio also 
represents the angle through which the element has been rotated. Therefore, shear 
strains are often expressed as angles of rotation [23]. 
a 
r=-=tanB 
h 
2.5 
It is also found from mechanical tests that up to a certain limiting load a solid will 
recover its original dimensions when the load is removed. This phenomenon of a solid 
body is known as elastic behaviour. Usually this kind of mechanical property of a 
metal is obtained from tensile tests. The following sections will discuss the general 
mechanical properties of materials with the help of stress-strain curves under a tensile 
test on a typical metal. 
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Fig. 2-2: Cylindrical bar with: (a) load on an inclined plane; Cb) shear strain 
2.1.2 Stress-Strain Diagram 
The line OAF in Fig. 2-3 shows a typica l stress-strain diagram for a meta l. From thi s 
diagram the important characteristics such as yield po int, ultimate strength and amount 
of plasti c elongation can be obta ined. In a tensile test the strai n, s, increases wi th the 
applied load P. The stress in the material is usuall y proportional to the strain , as long 
as load ing is within the proportional limit, which is represented by ' A ' in the figure. 
This is also called li near elast icity, where Hooke ' s law holds. The proportionali ty 
constant is called the Young s Modulus, E, i.e. : 
CJ= Es 2.6 
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Fig. 2-3: Typical engineering stress-strain diagram for a tensile test 
The maximum stress at which the materia l remains within the elastic limit is referred 
to as the elastic limit. Usually, the elastic limit is larger than the proportional limit. Ln 
determining the proportional limit, sensitive extensometers are necessary in order to 
detect the sli ghtest deviation from a straight line during the tensile test. In order to 
obtain greater uniformity in results, a specified amount of permanent set or a certain 
deviation from proportionality is often taken as the basis for determining the 
proportional limit. The 1906 International Congress for Testing Material s in Brusse ls 
defined the proportional limit as the tensile stress at which the permanent set is 0.00 I 
percent. Since then there has been a tendency to increase thi s limiting magnitude of 
permanent set to 0.0 I percent [25-27). 
When the load produces a stress (point C in the Fig. 2-3) that exceeds the elastic lim it, 
the strain does not di sappear upon unload ing, instead it follows curve CH with a slope 
equal to that of the straight line OA. The strain recovered after unloading from C is 
called e lastic strain, I>" whi le the remain ing strain is called plastic or permanent 
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strain, & p ' Thus the total strain at C is the sum of permanent strain and elasti c strai n, 
and is given by Eq. (2.7). This is call ed classical additive decomposition of strain [28]. 
2.7 
The yield point (point B in Fig. 2-3) is a very important characteri sti c fo r materi als 
such as ductil e meta llic alloys. Ductile materia ls such as steel show a pronounced 
yie ld point, while thi s is unclear for some other metal alloys such as inconel, ti tanium 
and aluminium based alloys. The Yield stress (u)' ) is obtained fo r such materials with 
the strajght li ne BG drawn from the offset strain value, with a slope equal to that of 
line OA. The commonly used offset value of permanent set is 0.2 percent [22-27]. 
Materials behave inelastica ll y beyond thi s point, the yield point, which is ve ry 
importan t for more detailed study of the material. 
Another important characteri sti c that can be determined from the stress-strain diagram 
is the ultimate tensile strength or ultimate tensil e stress, u", which is defined as the 
stress obtained by dividing the max imum load born by the specimen by the ini tial 
cross-sectional area. This quantity is often taken as a basis fo r determi ning the 
allowable working stress. 
The percent elongation is a measure of ductili ty of the material. It is ca lculated by 
di viding the change in length by ori ginal length and multipl ied wi th 100. As the 
specimen elongates, its lateral dimensions decrease, thereby reduce the cross sectional 
area. The ratio of change in lateral dimensions to ax ial dimension is constant fo r a 
given material. This constant is known as Poisson's ratio Cv). However, thi s decrease 
in cross sectional area is not considered in the calculation of engineering stress and 
engineering strain. True stress and true strain, which give the true indication of the 
deformat ion characteristics of a material, consider the change in the cross sect ional 
area. 
Below the elasti c limit, Hooke's law also holds for shear stress and strain. Therefore, 
shear stress is proportional to shear strain, and thi s propOltionality is called the shear 
19 
Chapter 2: Mechanical Behaviour of Metals and Alloys 
modulus (G) . The relationship between young' s modulus (E) and shear modulus is 
[23, 24]: 
G = ----,-_E----,-
2 (1 +11) 2.8 
The changes in the specimen dimensions also results in volume change. This 
vo lumetri c change is proportional to the applied stress and inversely proportional to 
the quantity K, which is ca lled the bulk modulus of elasticity . T he relationship 
between Young's modulus and bulk modulus is [23, 24]: 
K = -,--;-_E.,----;-
3( 1-2v ) 
2.1.3 True Stress and True Strain 
2.9 
True stress can be defined as the ratio of applied load, P and the instantaneous cross 
sect ional area A;: 
P 
eF,. =-. 
A, 
2. 10 
True stress can also be related to the engineering stress with the assumption that there 
is no volume change in the specimen before and after loadi ng. Therefore, the vo lume 
before the tes t is equal to that after the test, i.e. 
Then, true tress is given as [23]: 
2.1\ 
The true strain is defined as the sum of all the instantaneous engineering strains. 
Therefore, true strain is given as [23]: 
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f ( I dL L L + I1L 6 r = d 6 = 1, - = In ---.L = In _ 0,,""-_ 
'. L Lo Lo 
In(l + 6,) 2.12 
Thus, the true strain can also be related back to engineering strain through the above 
manipulations. Figure 2-4 shows a compari son of an engineering stress-strain diagram 
with a true stress-strain diagram. The stress-stra in diagram remains co incident till the 
yie ld poi nt, but thereafter neck ing occurs. As the strai n increases and the cross-
sect ional area of the specimen decreases, the true stress can be much larger than the 
engineering stress. 
True stress-strain curve 
Engineering stress-strain curve 
Stra in (E) 
Fig. 2-4: Engineering stress-strain curve vs. a true stress-strai n curve 
The design of an engineering structure becomes easier when the loads in the structure 
remain within the elastic limit. However, many engineering structures are subjected to 
compli cated loadings where defom1ation is beyond the elasti c limit. In add ition, 
somet imes they operate in high temperature environm ents. For example, the solder 
joints in electronic packaging may operate at high temperatures compared to their 
melting temperature. The usual operating temperature range is between 218 K and 423 
K depending on the app li cation compared with melting temperature of 490 K for 
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SnAgCu solder. Under these circumstances, the response of solder joints may be a 
combination of elastic, plasti c, viscoplasti c, creep or fracture [22, 29-3 1]. Thus, 
plasticity, viscoplasticity and creep behaviour play a ve ry important role in selecting a 
new lead-free solder alloy as a replacement for tin-l ead solder. The elastic response in 
general of material s has been di scussed in brief in the above section, but understanding 
the basics of plasticity, viscop lasticity and creep is a lso important. 
2.2 Time Independent Plasticity 
Time independent plastic deformat ion refers to a material behaviour that results from 
fast loading rates. The term plastic ity is used to describe the inelastic behaviour of a 
materia l that retains permanent deformation on complete un loadi ng. Unlike elastic 
deformation , plastic deformation is a result of microstructural changes in the material 
during deformation [32]. U ually tension, compression or shear tests are used to 
determine the stress-strain behaviour of a materia l under uniaxial loading conditions 
wi th strain rates in the range of 0.0033 to 0.1667 per min [22]. The material properties 
obtained under these conditions are often used in a wide range of eng ineering design 
situations. However, in practice the kind of load ing on the structural member may 
create a state of stress that is biax ial or triaxial in nature. Such condit ions place 
limitations 0 11 the use of material properties obta ined from uniaxial tests [22]. For 
example, plastic defo rmation can occur in a member where the imposed load results in 
a multiax ial stress state, even if none of the individual stress components exceed the 
uniaxial yie ld stress for the material. This indicates that, under multiaxial stress states, 
the initiation of yielding is governed by some quantity other than the individual stress 
components themselves [22, 23, 28]. Thus it is necessary to combine all components 
of stress into an effecti ve uniaxial stress. This effecti ve stress is then compared usua ll y 
with the uniaxial yie ld stress, using an appropriate yie ld criterion to predict the onset 
of plastic deformation. The study of the behaviour of materials that yield is known as 
plasti city theory. [n general, a complete plasticity theory has three components: a yield 
criterion that defi nes the initiat ion of yield in a material, a flow rule that relates the 
plastic strain increment to the stress increment after initiation of yielding, and a strain 
hardening or softening ru le that predicts changes in the yield surface owing to the 
plastic strain [22]. These three components of plasticity theory are di scussed briefly 
below. 
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2.2.1 Yield Criteria 
The problem of deduci ng mathematical relationships fo r predicting the conditions at 
which yielding begins when a material is subjected to any poss ible combination of 
stress is an important consideration in the fi eld of plasticity. For uniax ial loading, 
macroscopic plasti c fl ow begins at the yield stress, u y ' Unfortunately, quantitati ve 
criteri a for yielding of materi als under multiax ial states of stress are incomplete and as 
such are an ongoing field of re earch [22]. However, it is expected that yielding under 
a situation of combined stresses can be re lated to some parti cular combination of 
component or principal stresses. 
The yielding criteria are essentially based on experimental relationships. A yie ld 
criterion must be consistent with a number of experimental observations, the hief of 
which is that pure hydrostati c pressure does not cause yielding in a materia l. 
Therefo re, onl y deviatori c stresses are considered to be involved with yielding [23). 
There are many yield criteri a that have been developed for predicting the onset o f 
yielding in both ductile and brittl e materia ls. However, the d iscussion here will be 
limited onl y to the von Mises or di stortion-energy criteria, due its wide range of 
application and its usage in the present research work. 
The von Mises or Distortion-Energy Criterion 
This yield criterion was proposed by von Mises in the year 19 13 and it is also ca ll ed 
the distortion-energy cri terion [22, 23]. According to thi s cri terion, yield ing 111 a 
materia l begins when the di stortional strain-energy density at a point equal the 
di stortional strain-energy density at yie ld in uniaxial tension (or compress ion). The 
di stortional energy density is that energy assoc iated with a change in the shape of a 
body. Thus, the tota l strain energy, U 0 ' can be broken into two parts: one that causes 
the vo lumetric change, Uv, and another which causes di stortion, UD. U 0 is defined as 
[22]: 
U = (u, +u, +u»)' + (u, -u,)' +(u, -0"»)' +(u) -u,)' 
o 18K l2G 
2. 13 
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where K is the bulk modulus; G is the shear modulus; and 0"1' 0"2 and 0"3 are principal 
stresses along three mutually perpendicular axes. The first term on the right hand side 
of Eq. (2 .13) is VI" the stra in-energy density assoc iated with pure volume change. 
The second term of Eq. (2.13) is the distortional stra in-energy density, V I) i.e.: 
2 .14 
Under uniax ial stress a material yie lds when Vf) = Vf)r = 0"/ / 6G. Thus, for a 
multiaxia l stress state, yielding is initiated when the di stortional energy density V I) 
equals 0"/ / 6G [2 1-23, 28] 
The d istortional energy density Vf) can a lternate ly be written in term s of the second 
deviatoric stress invariant, h , as [23]: 
1 
V I) =- IJ,I 
2G 
where: 
At yield in uniaxial tension (or compression), 0"1 = ±O"yand 0", = 0"3 = O. Then: 
2 .1 5 
2. 16 
2.17 
From Eqs. 2.1 3 and 2.15, the yie ld function (F ) for the d istortional energy density 
(von Mises) may be written as: 
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2.18 
The yield funct ion can also be written as [23 , 28]: 
, , 
F = fJ; - fJ; 2.19 
where the effecti ve stress is 
2.20 
In terms of direct and shear stresses, the effecti ve stress for the von Mises criterion can 
be wri tten as 
2.2 1 
where fJ.u ' fJ ",' and fJ = are the normal stresses acti ng in the x, y, and z direction 
respectively; ' xy is the shear stress acti ng in the y-d irection of the plane normal to the 
x-axis;, is the shear stress acting in the z-d irection of the plane normal to the y-ax is; 
r-
and,,,, is the shear stress acting in the x-direction of the plane normal to the z-ax is. 
2.2.2 Flow Curves 
The stress-strain curve obtained during unixial loading is of fundamenta l interest in 
plasticity when the curve is plotted in terms of true stress fJ1' and true strain &1' . A true 
stress-strain curve is frequently called a flow curve because it gives the stress required 
to cause the metal to flow plastically to any given strain [23] . A typ ica l true stress-
strain is illustrated in Fig. 2-4. The materi al is assumed to be elastic up to the yield 
stress, fJy ' Beyond this value, metals u uall y deform plastically. Most metal s stra in-
harden in the plastic region , meaning that higher stress val ues than the initial yield 
stress are required to produce increased strain. However, unlike the situation in the 
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elastic region, the stress and strain are not related by any simple constant of 
proportionality. 
Many attempts have been made to fit mathematical equations to fl ow or hardening 
curves. The most common is a power law ex pression of the form (23]: 
2 .22 
where Kp is the stress at a strain e = \.O and 17 is a strain-hardening coefficient. This 
equat ion is valid only from the beginning of plast ic fl ow to the maximum load at 
which the specimen begins necking. Generall y the flow equations used are the best fit 
obtained to the experimentally determined true stress-strain curve. Some materi als 
exhibit increased strength with increased strain rate. The fl ow equation can also 
capture the sensitivity of the hardening curve to the stra in rate, wh ich is known as rate-
dependent plasti city. Rate-dependent plasticity is d iscussed later in thi s chapter. 
2.2.3 Strain Hardening Rules 
Experiments show that if a material is plastically deformed, then un loaded, and then 
re-loaded so as to induce further plast ic flow, its resistance to plastic fl ow will have 
increased. This is known as strain hardening. Strain hardening can be modelled by 
relating the size and shape of the yield surface to the plastic strain in some appropriate 
way. The most commonly used train hardening rules, ie. isotropic and kinematic 
hardening are di scussed here. Both these hardening rules are di scussed considering 
the von Mises yield criterion which is used later in the simulations of so lder joint 
behaviou r. 
Isotropic Hardening 
Hardening of metal s is primarily a function of accumulated plastic strai n, B p , which 
can be written as (28]: 
2.23 
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where i p = d & p / dt and d & p are the plasti c strain rate and plastic strai n increment, 
respecti vely. A uniax ial stress-strain curve with non-l inear hardening is ill ustrated in 
Fig. 2-5, together with schematic representations of the initial and subsequent von 
Mises yield surfaces. In thi s instance, the subsequent yield surface can be seen to have 
expanded compared wi th the ori ginal. When the expansion is uniform in a ll directions 
in stress space, the hardening is referred to as isotropic. In this case the origin of the 
yie ld surface remains same. For example, in Fig. 2-5 the loading is in the 2-direction. 
Thus the load point moves in the 0", direction fro m zero until it meets the yield surface 
at 0", = O"y, which point yield occurs. In order for hardening to take place, and for the 
load point to stay on the yie ld surface, the yield surface must expand as 0", increases, 
as shown in Fig. 2-5. The amount of expansion is often taken to be a function of 
accumulated plastic strain,&", and the yie ld function can be given as (28, 33]: 
2.24a 
2.24b 
where O"y, is the initia l yield stress and r ( &,, ) is an isotropic hardening function that 
can be a constant, a linear function , or a power law funct ion. 
Initial yield 
surface 
VOII M ises y ield s lIrrace 
Subsequent. expanded yield 
surfaces af{er plastic deformation 
Yield 
Saturation 
Hardening 
£2 
Fig. 2-5: Isotropic hardening in which the yield sw-face expands with plastic 
deformation and the correspond ing uniax ial stress-stra in curve (28] 
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Kinematic Hardening 
In the case of monotonicall y increasing loading, it is often reasonable to assume that 
any hardening that occurs is isotropic. The use of an isotropic hardening rule in the 
case of reversed loading can be erroneous, due to the equal yield surface expansion. 
Consider a material which hardens isotro pica ll y, shown schemati cally in Fig. 2-6. At a 
point of6" corresponding to load point ( I) shown in the figure , the load is reversed so 
that the materia l behaves elastica ll y (the stress is now lower than the yield stress) and 
linear stress-stra in behaviour results until load point (2). At thi s point, the load point is 
again on the expanded yield surface, and any further increase in load resu lts in plastic 
deformation. Figure 2-6(b) shows that isotropic hardening leads to a very large elastic 
region, on reversed loading, which is often not what would be seen in experiments. In 
fact , a much smaller elastic region is expected and thi s results from what is called the 
Bauschinger effect [28]. 
(al 
Load point (I) 172 
Lo3d point (2) 
(b) 
IT, 
---------- -
----- -------------
0", 
----------------
SUbsequenl, expanded 
yield surface 
., 
Fig. 2-6: Reversed loading with isotropic hardening showing (a) the yield surface and 
(b) the resulting stress-stra in curve [28] 
To include this effect, an alternative law called kinematic hardening is used. In thi s 
hardening law, the yield surface translates in stress space, rather than expanding. The 
graphical representation of thi s law is shown in Fig. 2-7. In Fig. 2-7a, the stress 
increases until the yield stress, G"y ' is achieved. With any further increase of the load, 
the material deforms plastically and the yield surface translates in the dominant stress 
direction, in thi s case G"2' such that the initial centre shifts bYlxl. When the load is 
reversed from load point ( I) on the yield surface, the material behaves e lasticall y until 
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load point (2). The elastic region fo r kinemati c hardening is 20"y ' whereas for 
isotropic hardening it is 2( O"y + r ), where r is the expansion of the yield surface. 
In the absence of kinematic hardening, the yield function is written in temlS of tensor 
stresses(28,3 3]: 
2.25 
(
3 . .)1, 
where 0", = '2 0" : 0" deviatoric stress, 0"' = 0" -~( 0".1) J and 0" : 0" IS the 
~ 
contracted tensor product (28]. With kinemati c hardening, however, it is: 
where x' is the kinemati c hardening va riable and is often call ed the back stress. 
(a) 
Load poiOl (I) 0'2 
Load poinl (2) 
Cb) 
----- -----
Subsequen~ tran late<! 
yield surface 
2.26 
Fig. 2-7: Kinematic hardening showing (a) the translation, I x I of the yield surface 
with plasti c strain, and (b) the resulting stress-strain curve with shi fted yie ld surface Ul 
compression - the Bauschinger effect (28] 
2.3 Viscoplasticity and Creep 
The previous section di scussed time-independent plasticity, that is, the stress-strain 
behaviour has been assumed to be independent of both time and rate of loading, 
whether it is strain or stress controll ed. But the rate of loading, hold time and 
temperature can have signifi cant effects on the stress-strain behaviour of the materi al. 
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Viscoplasti city is where plasti city is affected by the rate of loading. Similarl y, creep 
also results in material plasticity, but it is time dependent under sustained load. Creep 
is normall y used to describe low strain rate, time-dependent irreversible deformation 
which is either di ffusion controlled, or influenced by di ffusion, though there may well 
be crystallographic slip still occurring [22, 23, 28, 32]. 
2.3.1 Viscoplasticity 
Inelastic deformation in crystalline so lids is, In general, rate-dependent. Therefore, 
rate-independent plasticity theories represent ideali zations, which have limited 
appl icabili ty. Viscoplasticity describes rate-dependent plasti city in solids in which 
crystallographic slip is the dominant deformation process. Higher rates of loading 
usually result s in larger strains and strain rates in the material, which affects the stress-
strain behaviour. 
Consider a materi al that behaves in a ductil e manner in a standard tensile test. For such 
a materi al, the stress-strain curve will genera ll y have an elasti c region, followed by a 
plastic (inelastic) region. [fthe tensile test is conducted at a high load (strain) rate, the 
amount of inelastic deformation before the failure of the test specimen may be reduced 
considerably, relati ve to that under normal load rates. This results in a material 
response which appears less ductil e, and also increases the apparent Young's modulus 
E, yield strength lJyand fl ow stress. Tin based a lloys are highl y strain rate sensitive. 
Also solder materia l properti es are very sensitive to operating temperature (Top), 
because typicall y Top > 0.5Tm (melting temperature). Various researchers have carri ed 
out experimental studies across the world to find out the rate- and temperatlll'e-
dependent stress-strain response for lead-free so lders in bulk and as in the form of 
so lder joints [34-37]. They have used a wide range of strain rates and temperatures to 
evaluate their effect on so lder properti es such a Young ' s modulus, yield strength and 
ultimate strength. All of these experimental results have shown similar effects, such as 
an increase in Young's modulus, yield strength and ultimate strength with increases in 
strain rate, while an increase in temperature showed the opposite effect. 
[n viscoplasti city, the elastic-plasti c strain decomposition as di scussed in section 2 .1 .2 
still holds, and determi nation of yield is similar to that fo r time independent plasti city 
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with a yield function. In the case of viscoplasticity, once yield ing has occurred, the 
materi al may harden isotropica ll y or kinematicall y. An important difference with rate-
independent plast icity is that the load point may lie outside of the yield surface. As a 
result, some viscoplasticity models are referred to as over-stress models. Figure 2-8 
illustrates schematica ll y the material stress-stra in response and the corresponding yie ld 
surface, which is asswned to expand due to linear isotropic hardening. At load point 
( I) shown on the yield surface in Fig. 2-8(a) and at the co rresponding po int on the 
un iax ial stress-strai n curve in Fig. 2-8(b), for the case of time-independent plasti city, 
the stress achieved is the yield stress, CT)" together with the contribut ion fro m any 
linear isotropic hardening, r(6p ) , so that : 
2.27 
The resul ting stress-strain curve is shown by the broken line in Fig. 2-8(b) [28, 33] . 
However, fo r the case of viscoplasticity, the stress is augmented by the viscous 
stress,u" , also schematicall y shown in Fig 2-8(b) by the so lid line [28]. 
(a) (b) 
Load point (1) "2 
'-J.--==~ _________________ __ _ 
Initial yield 
surface 
1...---_.... _____ ________ _ 
Subsequent. expanded 
yield surface 
cry .,.. .... ." 
~ 
~--------- . 
rep) 
Fig. 2-8: (a) The von Mises yield surface in plane stress for vi scoplasticity with linear 
isotropic hardening and viscous (o r over) s tress and (b) the corresponding stress-strain 
curve [28] 
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One of the major aims of obtaining these rate- and temperature-dependent properties is 
to use them in reliability studies of so lder joints in electronic packaging. The rate- and 
temperature-dependent material properties can be represented in a constituti ve 
equation to use in the finite element simulation. There are many constitutive models 
which can adequately represent both high-rate loading and temperature dependency. 
The most common ly used models are mod ified Ramberg-Osgood and l ohnson-Cook 
[37-41). Pang et af. [37] used a modifi ed Ramberg-Osgood model to include the effect 
of both rate and temperature in the stress strain curve for a lead-free solder. The 
general form of the Ramberg-Osgood model is: 
Ii = a + rp (~J" 
E 0'0 
2.28 
where n is the hardening exponent, and rp and a
o 
are material constants. However to 
represent strain rate and temperature dependencies, some modifi cations have been 
required and the Pang et al. [37] modifi ed Ramberg-O good model is: 
2.29 
In this model , both the hardening exponent, n, and stress coefficient, a
o
' are 
temperature and strain rate dependent. The strain rate and temperature dependency of 
nand O'ocan easily be obtai ned from tensi le tests that various strain rates at di ffe rent 
temperatures. 
The alternati ve l ohnson Cook (1C) constitutive equation for viscoplas tic behaviour is 
given below [38, 40, 41] : 
a, = ( A, + BIi;~ ) ( I + C, In i ;p ) (1- r,;' ) 2.30 
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where Ii,p is equivalent plastic strain, i:;" = i:epli:o is the dimensionless equivalent 
plastic strain rate, i:,p and i:o are the current and reference strain rates, and T" is the 
homologous temperature. The five material constants are A I, 8, 11 , Cl and 117. In the l C 
model, the equi valent stress is the product of a strain hardening factor(A, + 81i:~ ) , a 
viscoplasti c part (I +C, ln c;p) , and a temperature sensitivity part(I - T,;" ). If the 
experimental stress-strain data are available only fo r a single temperature, temperature 
effects must be neglected. The material parameters A I, 8 , 11 , Cl and m are determined 
by using the results from tensile or compression tests at different strain rates and 
temperatures. 
2.3.2 Creep 
The term creep denotes the slow deformation of solid matter under sustai ned load ing. 
At elevated temperatures, a sustained load may produce inelastic (plastic) deformation 
in a material that increases with time. Creep is defined as time-dependent inelasti c 
strain under a sustained load at elevated temperature [22, 23 , 42]. The first systematic 
stud ies providi ng some quantitative information on the nature of creep were those of 
Andrade in 19 10 [22, 23, 42]. During thi s time there was a rapid increase in the steam 
admiss ion temperatures in power plants which were approaching the creep range of 
low-alloy steels. Early creep research focused on finding a creep limit, be low which 
creep would not occur, but use of more accurate experimental techniques showed this 
idea to be false [42] . Creep will occur in any metal subjected to a constant load at a 
temperature even s lightly above its recrystalli zation temperature. At thi s temperature, 
the atoms become quite mobi le. As a result time-dependent alterations of the metal 
structure occur. As a rule of thumb, the temperature at which creep becomes important 
for designers is about 0.4 of the melting temperature of the material considered [22, 
23, 42]. Usuall y this temperature is expressed as the homologous temperature (T,,), 
which is the ratio (in Kelvin) of the working temperature to the melting temperature of 
the material. In reali ty the homologous temperature at which creep is active must be 
determined individually fo r each material on the basis of its behaviour. In addi ti on, 
when material s are subjected to a strai n controlled environment at high homologous 
temperature the induced stress decreases over time with the accumulation of creep 
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deformation. This phenomenon is known as stress relaxation, which is very common 
in solder join t operati ng environments. 
Creep has become a major consideration for the designers of high operating 
temperature power generation plants, steam and gas turbines, oil refineri es, and 
chemical plants. In electronic packaging, the solder jo ints used as interconnections are 
subjected to creep due to their high operating temperatures compared to their melting 
temperature. The melting temperature of potential lead-free solder alloys ranges from 
411 K to 516 K, but typica l extreme operating temperatures vary from 2 18 K to 423 K, 
depending on the application. This resul ts in a high homologous temperature fo r so lder 
materials and they are therefore prone to creep during operation. For example, the 
homologous temperature for 95.5Sn3.8AgO.7Cu so lder at room temperature is 0.6. 
Therefore, creep performance plays an important role in the se lection of so lder 
materials for e lectronic packaging. 
Creep Curves 
A creep curve is a graphical representation of the dependence of the strain on the time 
for a constant stress and temperature. An idea li zed shape of creep curve is shown in 
Fig. 2-9. The initial strain, &0 ' is developed immediately upon loading. The creep 
curve can be divided in to three main regions: the primary, or transient stage; the 
secondary, or steady state stage; and the terti ary stage. 
During primary or transient creep, the creep rate decreases with time, due to the 
increase in res istance of the material. It is a relatively complex phenomenon because 
of the underlying microstructural deformat ion mechanism, and there fore, the stra in 
rate changes with time. Defects, which may either be already present o r be created on 
app li cation of the load, play an important role in primary creep deformation. The 
density of de fects increases further wi th the progress ion of creep deformation . The 
decreasing strain rate at the end of primary creep occurs due to the exhaustion of 
defects that support creep strain [20]. The pri mary creep strain can be represented as a 
logarithmic function of time i. e. [20, 42] : 
( )'" & = A, In ul 2.3 1 
34 
Chapter 2: Mechanical Behaviour of Metals and Alloys 
where A, is a temperature-dependent constant, and v and m are constants. 
The creep rate remains almost constant in the middle region of the creep curve, which 
is called secondary or steady state creep. The constant strain rate during secondary 
creep can be explained by two theories: (a) there is a balance between the creation and 
ann ihilation of defects during thi s period, or (b) there is a relati vely constant supply of 
defects havi ng a constant ve locity that establi shes the creep rate. The creep rate is 
determined by the stress level and temperature and is also a thermally activated 
process. This theory is referred to as the Nabarro-Herring creep process [20] . The 
steady state creep rate for this region can be calculated using the fo llowing equation. 
. dEi 
Ei =-
, dl 2.32 
Primary creep Secondary creep Tert iary creep Fracture 
d Ei 
- = minimum creep rate 
dl 
Time (t) 
Fig. 2-9: Typical creep curve showing the three stages of creep 
The region beyond secondary creep is called tertiary creep. Tertiary creep occurs when 
there is an effective reduction in the cross sectional area, either because of necking or 
internal void format ion. 
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In the case of electronic packaging, the solder will deform primaril y in the primary 
and secondary stages due to the service environments. Therefore, the emphasis in the 
creep tests described in chapter 7 is on the precise determination of strain, particularly 
the determination of the steady state or minimum creep rate. Under low stresses, the 
steady state creep stage duration is much larger than that for the other two stages, so 
the steady state creep rate becomes an important design parameter. Creep rupture tests 
are similar to creep tests, except that the test is always carried out until materi al 
failure. 
Creep Mechanisms 
A great dea l of research has been done into the physical mechanisms for creep 
deformation. The chief creep defonnation mechanisms can be grouped as follows [20, 
23, 43]: 
Dislocation glide/di slocation climb: In thi s deformation mechanism, dislocations move 
along slip planes and overcome any barri ers such as grain boundari es or crystal s by 
thermal activation. Creep resulting from a dislocation glide mechanism occurs at stress 
levels ( I7 / G > 10-2 ), which are high relative to those normally considered in creep 
deformation. 
Dislocation creep: This mechanism invo lves the movement of di slocations, which 
overcome barriers by thermally ass isted mechanisms invo lving the diffusion of 
vacancies or interstitials. This mechani sm occurs for I 0-4 < 17 / G < 10-2 . 
Diffusion creep: In the di ffusion creep mechanism, an external stress influences the 
flow of vacancies and interstitial s through a crystal or around the grain boundary in a 
polycrystal. Th is mechanism occurs for 17 / G < 10-4 . 
Creep Equations 
Although primary and secondary creep are often analysed as different responses to the 
applied stress and temperature, they occur as a continuous transition within the 
materi al microstructure. The di stinction between the two regimes has developed 
because of the difficulty of combining the two observed behaviours into a single 
mathematical express ion. Because of the relatively high temperatures that are required 
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to establish steady-state creep in metals and a lloys, diffusion-controlled mechanisms 
typica ll y underlie the resulting deformation. The energy required for this mechanism is 
represented as an acti vation energy ( 6H ) [20] . For lead-free so lders the operating 
temperature can be as low as 218 K, but thi s still results in a homologous temperature 
of about 0.45 . Therefore, di ffusion controll ed mechanisms can dominate the creep 
behaviour. 
Several constituti ve equations have been developed to model the steady state creep 
and the most commonly used is the power law stress dependence, which can be 
represented as [20, 42]: 
£ . = A,(]'''' exp (!1H) 
, RT 
?" 
_ ..,-' 
where A / is a materia l constant, n / is the stress or power law exponent, R is the gas 
constant, and !1H is the activation energy for the dominant creep mechanism. Such a 
power law represents the steady state creep very well at low stresses, but as the 
magnitude of the applied stress increases the stress exponent, 17/ , no longer remains 
constant and increases with stress leve l. This is known as power law breakdown [20, 
44]. Figure 2-10 illustrates thi s dependency of the creep mechanism on applied stress. 
The change in slope shows the transition from one creep mechanism to another. For 
solders, it is not uncommon to have more than one transition over the range of applied 
stresses [1 6]. Thus the modelling of secondary creep stra in becomes challenging. 
There has been a lot of research carried out to come up with a constitutive equation fo r 
steady state creep defo rmation, which can represent different ki nds of mechanisms in 
both lead based and lead-free so lder materi als. For instance, Wiese et al. [45] studied 
the creep behaviour of Sn4.0AgO.5Cu for both bulk so lder and flip chip so lder joints. 
Their study identified two kinds of creep mechanism for steady state deformation and 
which are attributed to climb controlled (Iow stress) and combined glide/climb (high 
stress) behav iour. This creep behaviour has been modelled with a double power law 
equation, as presented in Eq. (2.34) by Wiese et al. [45]. 
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2.34 
where AI and A] are constants, Q,and Q2are acti vation energies fo r the two di fferent 
mechanisms of creep, (Ye is the equiva lent stress, (Y, is the stress coeffi cient, and n l 
and n ] are the stress exponents. 
Stress 
Fig. 2-1 0: Minimum (or steady state) creep rate vs. applied stress indicating changes in 
dominant mechanism 
Similar research has been carried out by Schubert et al. [46] and Zang et al. [47] , and 
both have identi tied two regions of stress-creep strain rate behaviour. Both modelled 
the steady state creep rate with a classical sine hyperbolic creep law, given as [34, 44, 
48]: 
2.35 
where 8 1 is a constant, fJ is the stress multiplier, p is the sinh law exponent, and Q is 
the acti vation energy. This creep law reduces to a power law in the low stress area 
(fJ(Y < 0.8 ) [44] and to an exponential model in the high stress area (fJ(Y > 1.2) [44]. 
The sine hyperbolic creep model has been shown to work well fo r most lead based and 
lead-free solder material s [20]; hence it has been widely used in reliability studies of 
so lder joints due to creep damage. 
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2.4 Summary 
Stress-strain properties play an important role in the des ign of any mechanical 
structure. The loading rate and temperature also have considerable effects on the 
stress-strain properti es. In the case of solder materials, which operate under vari able 
strain rates and extreme temperature conditions, viscoplastic and creep properties are 
important fo r the study of their reli ability in electronic packaging. [n addition the new 
lead- free solder materials, for which there is less materi al data ava ilable and a short 
history of practical applications, demand extensive materia l testing fo r different 
environmental conditions that are commensurate with the practi ca l applications. 
Material data from testing can be represented using a constitutive equation to a llow 
ex tensive reliability studies. The evaluation of viscoplastic propellies fo r lead-free 
9S.SSn3.8AgO.7Cu so lder will be di scussed in chapter 6, while chapter 7 di scusses the 
evaluation of creep properti es for the same material. The parameters fo r the l ohnson-
Cook and hyperbolic s ine law models are calculated based on the materi al test data, 
and later used in the finite element analyses which are presented in chapter 8. 
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3. Microstructure of Lead-Free Solder 
This chapter reviews the microstructure of lead-free so lders or solder joints and the 
effects of microstructure on the mechanical behaviour of so lder joints. The rev iew has 
been confined to SnAgCu or SnAg so lder joints on Cu or i substrates to keep within 
the scope of thi s research . 
3.1 Introduction 
The theories of strength of materia ls. elasticity, and pIasticity lose much of their power 
when the internal structure of the metal becomes an important consideration. 
Microstructures can no longer be considered to behave as a homogeneous medium . 
For example, metals operating at high temperatures may change their meta llurgica l 
structure with time. As the size of the component reduces the mechanica l properties 
become more dependent on the microstructure, particularly when onl y a few grains are 
present over a critical area of the structure. For instance, electronic products have been 
miniaturised to meet the constant demand fo r compact and light weight, which in turn 
has resulted in smaller interconnecting joints. Therefore, in electronic packaging 
applications the microstructure inside a solder joint and at the interface between the 
solder joint and the substrates determines the mechan ica l properti es of the so lder joint. 
The microstructure of the solder jo int is in it ia ll y determined by the so ldering process, 
and then by subsequent ageing and the rmal cycling at the solid state [20]. The 
interfacial reaction between the so lder and the substrate material forms an 
intennetallic compound (IMC), which affects wetting, joint strength, and reliability. 
The formation of IMC is desirable for good wetting and metallurgical bonding, but 
excessive interfac ial reactions may degrade the so lder j oint integrity and reliabili ty 
[1 6, 20]. Thus, the reviews on the micro tructure of lead-free solders and the so lder 
joints before the determination of its mechan ical behaviours give the necessary 
paranleters to be considered in the renow soldering, and subsequent experiments and 
reliability study. 
3.2 Microstructure of Lead-Free Solder 
With the efforts of many researchers, several lead-free al ternatives to conventional 
SnPb have been developed . Most of the proposed lead-free solders are tin (Sn)-rich, 
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and alloyed with other elements such as Ag, u, Zn, Bi, In and Sb. Among the binary 
eutecti c lead-free alloys, SnAg, SnZn and SnCu are considered to be the better ones to 
replace tin-lead (SnPb). As for ternary alloys, those in the SnAgCu family have been 
most widely adopted. The SnAgCu lead-free so lders are quite important, because they 
are genera ll y recognised as the first choice for a lead-free so lder due to their slightly 
lower melti ng temperature than SnAg and SnCu so lders, and better fatigue and creep 
behaviour [49-5 I]. 
The equilibrium sol idification of SnAgCu alloys near the ternary eutectic composition 
consists of three stages: primary, secondary, and tertiary, and invo lves the liquid, L 
and three so lid phases, ~-Sn, Ag3 n and C U6Snj. If the three solid phases are denoted 
generall y as SI , S2 and S3, the primary stage is L => L + SI , and the temperature at 
which the primary solid S I starts forming, is the liqu idus temperature. S I can be any 
of the three solid phases ~-Sn , Ag3Sn and CU6Snj, depending upon the com position of 
the alloy relative to the ternary eutecti c composition. As the temperature decreases, the 
secondary so lidification starts, L => L + SI + S2, fo llowed by a tertiary stage of the 
so lidification, L => S I + S2 + S3, at the ternary eutectic temperature (around 490 K 
for SnAgCu alloy) [20). Figure 3-1 shows a typical lead-free so lder microstructure 
composed of ~-Sn dendrites in the volume frac tion ranging between 20 and 80 %. 
These dendrites are surrounded by eutect ic compound, which consists of ~-Sn matrix, 
A~Sn and CU6Snj as shown in Fig. 3- 1 [13,49, 5 1, 52]. 
3.2. 1 Sn Dend rites and Grains 
The dendrites of the ~-Sn phase are the result of primary so lidification in a Sn rich 
alloy. The presence of ~-Sn dendrites in e utectic SnAg solder joints are due to (a) the 
large undercooling below the eutectic temperature prior to nucleation of the formation 
of the ~-Sn phase, and (b) the shift of the solder composition away from the eutectic as 
a result of di ssolution of Cu from the PCB or component terminations into the solder 
[20, 53, 54). Due to the lower nucleation temperature of ~-Sn than the eutectic 
temperature, the original composition of SnAgCu or SnAg no longer represents the 
eutectic composition at the lowered so lidification temperature. The vari ability in the 
alloy composi tion during so ldering processes was' studied by NEMl [6] for a SnAgCu 
ternary alloy. The equilibrium phase diagrams are presented in Fig. 3-2 at different 
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isothermal sections fo r Sn3.9AgO.6Cu. The size of the oval indicates variability in 
alloy composi tion, and therefore the joint composition would be different from the 
composition of the solder paste. This resu lts in a microstructure consisting of primary 
p-Sn phase and eutectic mixture of Ag3Sn, CU6Snj and the p-Sn phase [20]. As the 
cooling rate increases, the undercooling increases, which results in a larger vo lume 
fraction of the p-Sn dendrites, and a smaller fraction of the eutecti c lamellar region. 
The lamellar spacing also becomes fi ner with the increased cooling rate [54]. 
Fig. 3-1: Typica l microstructure of Sn-Ag-Cu solders [55] 
Diffusion of copper from the substrate is another reason for the nucleation of p-Sn 
dendrites in the so lder jo int by shi ft ing the so lder compos ition from its eutectic point. 
A study of eutectic SnAgCu BOA solder joints between two Cu pads, between a Cu 
pad and an Au- i(P) pad and between two Au- i(P) pads, resulted in a higher volume 
densi ty and finer spacing oflhe p-Sn dendrites in the so lder joints bounded by two Au-
Ni(P) pads [56]. Also, a comparati ve study of microstructure between Sn3.5AgO.5Cu 
and Sn3.5Ag0.5Ni so lder jo ints showed a higher density of p-Sn dendrites and wi th a 
fi ner spacing in the Ni-containing so lder joi nts [57]. 
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Fig. 3-2: Isothermal sections of the Sn3.9AgO.9Cu system at several temperatures [6) 
Microstructural investigations of lead-free so lders have also showed the formation of 
Sn grains in the solder joints [58-60). Sn-dendrites are the main constituents of these 
Sn grains. Figure 3-3(a) exhibits Sn-dendri tes fo rmed in a solder joint undercooled 
34°C below the eutectic tt::mperature before so lidifyi ng. A careful observation of the 
Sn-dendrites showed that the direction of the dendrites is not uniform across the solder 
joint. This results in the fo rmation of Sn grains in the so lder joints which are shown in 
Fig. 3-3 (b) wi th cross-polarisation. The size and orientation of the Sn grains in the 
SnAgCu and Sn-Ag solder joints have been studied by varying both composition and 
cooling rate. This study showed that Sn grain sizes in SnAgCu so lder joints tend to 
increase wi th increasing Cu content. il11ilarly, an increased Sn grain s ize has been 
observed fo r Sn-Ag so lder at an increased cooling rate [58). 
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Fig. 3-3: Sn3.9AgO.6Cu cooled at a rate of I K/sec from a temperature of 523 K.: (a) 
bright-field image and (b) cross-polari sed light image [58] 
3.2.2 Ag3Sn Plates 
Plates of Ag3Sn IMC, are fo rmed in solder joints with mi nimal undercooling, while 
the ~-Sn phase requires undercooling of 15 to 30 QC for its nucleation [6 I]. During the 
solidi fication process, the Ag3Sn therefore nucleates first and may grow into large 
plates before the ~-S n matrix is solid ified. For example, Sn3.8AgO.7Cu BGA solder 
balls solidified at a very slow cooling rate of 0.02 K/s have been shown to result in 
large Ag3Sn plates [20]. These large Ag3Sn plates create adverse effects on the 
ductil ity and fatigue resistance of the so lder joint. 
The nucleation of large Ag3Sn plates has been reported to depend on three fac tors: (a) 
Ag content, (b) cooling rate, and (c) Cu content [20]. A high Ag content promotes the 
Ag3Sn fo rmation. Thus the recommended Ag content in the so lder a lloy is less than 3 
% by wt. A slower cooling rate gives time for Ag3Sn plates to grow, which requires 
the long-range di ffusion of Ag and Sn atoms in the liquid phase. Therefore, to avoid 
large Ag3Sn plates in surface mount so lder joints, a cooling rate in the range of 0.83 to 
2 K/s is used [62]. A high Cu content in the so lder can also promote the formation of 
large Ag3Sn plates in the solder joint. It was reported that the percentage of the large 
Ag3Sn plates increased with increased Cu content in the microstructures of 
Sn3.8AgO.7Cu, Sn3.8AgO.35Cu, and Sn3.5Ag [62]. Some studies also repo rted large 
A~Sn plates adjacent to the Cu substrate, where Cu atoms will have dissolved into the 
molten solder joint [63]. The nucleation of Ag3Sn plates in SnAgCu solder joints were 
studied by Lehman et al. [58] fo r a varying Cu content, but a constant Ag content (3 .9 
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%) and cooling rate of I K/s. It is apparent from Fig. 3-4 that precipi tates (Ag3Sn 
and/or CU6SnS) can constitute a significant vo lume fraction of the solidified alloy. This 
study clearly showed that the average composition of the remaining vo lume of such 
alloys differs substantiall y from the average composition of the entire a lloy as a 
significant amount of Ag or Cu has been removed from the remaining vo lume. The 
quantity of Ag3Sn precipitate increased with increased Cu content until 0.59 %, but 
then decreased for a 0.86 % Cu content due to the increased formation of CU6SnS. This 
was explained by Moon et al. [64] through the consideration of liquidus surfaces of the 
SnAgCu system. 
Fig. 3-4: Optical micrographs (bright-fi eld images) of cross sections of SnAgCu al loys 
of vari ous Cu concentrations: (a) Sn3.9Ag; (b) Sn3.9AgO.27Cu; (c) Sn3.9AgO.59Cu; 
and (d) Sn3.9AgO.86Cu [58] 
3.2.3 Cu-Sn Intermetallic Compounds and their Growth 
For SnAgCu so lders, the addition of Cu results in fo rmation of CU6SnS intermeta llic 
compound (lMC) in the so lder joint. These IMCs are also formed at the interface 
between tin based solders and copper substrates. During the so ldering process Cu 
atoms from the substrate di ffuse in Sn and forming ternary CU6SnS at metallization 
interfaces. This is termed as intenneta llic layer and it can also be found at the interface 
between SnAg so lder and copper substrates. In a eutectic SnAgCu solder joint, the 
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CU6SnS phase appears as block shaped particles, while AgJSn forms as elongated 
plates. The amount of CU6SnS particles in eutectic Sn-Ag and SnAgCu solder joints on 
Cu substrates increases with increased rellow time and rellow temperature, becau e of 
the increased Cu dissolution. Figure 3-5 shows the formation of CU6Sns lM Cs havi ng a 
hexagonal outline with a ho llow or pipe li ke centre in Sn3 .9Ag I.4Cu solder joints 
formed at cooling rate of 0. 1 Kls. These IMCs are surrounded by Sn-dendrites [9, 54, 
58, 65]. 
The intermetallic layers formed at the interface between a so lder joint and substrate are 
essential to achieving good bond ing between them. If the substrate materi al is copper, 
a layer of CU6SnS is formed whi le a NiJ 114 layer is formed on a nicke l substrate with 
both SnAg and SnAgCu solders. When Cu is present in the solder, a complicated 
interfac ial product is formed due to the presence of Sn, Cu and Ni. The intermeta ll ic 
layer is formed due to the interaction of molten so lder and solid substrate material. It is 
less certai n if the other stable tin-copper IMC, 0 - phase (CuJSn), forms or not, at the 
interface between the Cu substrate and 17 - phase during so ldering, because the 0 -
phase IM C is usuall y very thin and identification is difficult with a scanning elect ron 
micro cope (SEM) [20]. A study of IMC showed that 0 - phase was formed in the 
so lder joint formed at 598 K. In addition, 0 - phase of IMC is a lso formed during so lid 
state thermal aging of so lder jo ints [20]. 
The so lid state growth of intermetallic layers is diffusion controlled . Generall y the 
growth of thi s layer takes place during thermal aging. Several studies have been 
carried out to understand the parameters affecting the intermetall ic layer growth and 
have demonstrated that the layer thickness, Ximc, can be modelled with a power law as 
a fu nction of time and temperature [9, 20,66, 67]: 
3. 1 
where I is time, T is temperature, k,mc = ko exp( ~; ) and b is a time exponent. The 
growth mechanism can be distinguished based on the value of the time exponent, b. 
The 0 - phase IMC CUJSn is a lso fo rmed during growth of the intermetallic layer due 
to thermal aging wherein diffusion of n and/or Cu through the intermetallic layer 
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takes place. Choi et al. [68] studied the formation of Cu3Sn with isothermal aging 
between 258 and 423 K for 1000 cycles. The thermal agi ng resu lted in the formation 
of Ei - phase (Cu3Sn, Fig. 3.6) between the CU6SnS layer and the copper substrate due 
the diffusion of Cu and/or Sn at elevated temperature [69]. Generall y the thickness of 
the initially formed intermetallic layer (Cu6S nS) vari es fro m I to a few !lm, depending 
on the temperature and duration of the so ldering process [69] . 
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Fig. 3-5: Optical micrographs (bright-field image) of near-eutectic SnAgCu samples: 
(a) an ingot as cooled in the arc melter, (b) a sample cooled at a rate of 0.1 Kls, and (c) 
a view ofa larger region of the sample of (b) [58] 
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Fig. 3-6: The interfacial IM C layer developed during 1,000 cycles fo r Sn3.5Ag joint 
[69] 
3.3 Influence of Microstructure on Lead-Free Solder Material 
Properties 
So far the microstructure and intermetallics in lead- free so lder joints have been 
di scu sed. Also di scussed are the diffe rent factors which affect the microstructure 
evolution and the intermetallic layer growth. Due to miniaturi sation trends in 
electronic packaging, the average size o f the so lder jo ints is diminishing and the 
material properti es are increas ingly inIluenced by the microstructure. The presence of 
the intermetallic layer between the substrate and so lder also has a signifi cant influence 
on the material properties of so lder joints. Therefo re, thi s section deals wi th the 
influence of both microstructure and intermetallic layer on so lder material properti es . 
3.3.1 Influence of Microstructure 
The mechanica l and phys ical properties of solder joints significantly depend on the 
microstructure. Most of the lead-free a lternati ves are Sn-rich and hence phys ical, 
chemical and mechanical properties are heavil y influenced by the properties of pure 
tin (Sn). Tin exhibits anisotropic behav iour with variations in properties between 
crystallographic directions. At room temperature the body centred tetragonal st ructure 
of tin provides ample opportuni ty fo r thi s. For instance, the coefficient of thermal 
expansion (CTE) vari es by a factor of two according to the direction in which it is 
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measured, and the Young's modulus may experi ence a threefold variation. Significant 
stresses may develop at grain boundaries, according to the orientation of the 
neighbouring grains [19, 70, 71]. This characteri stic of tin in turn affects the properties 
of solder alloys and so lder joints. As di scussed in the previous section, the 
microstructure of the solder joints mainly consists of Sn-dendrites, eutecti c compound 
and intermetallics. The size of the Sn-dendrites, size and number of equi librium 
precipitates (e.g. Ag)Sn and Cu6Sns in the eutecti c compound of lead-free so lder) can 
affect the mechanical response of the so lder joint [72] . Sundelin el al. [55] conducted a 
study to evaluate the effect of Sn-dendri tes and eutectic compound on the shear 
strength of SnAgCu (SAC) so lder joints on Cu pads with an organic solderability 
preservati ve (OSP) surface fini sh. The test matrix of mechanical tests included three 
different SnAgCu pastes with composit ions of 96.5Sn3.0AgO.5Cu, 95 .5Sn-3 .8Cu-
0.7Cu, and 95.5Sn4.0AgO.5Cu. These compositions are hypoeutectic, eutectic, and 
hypereutecti c, respectively. Figure 3-7 hows a comparison of shear strengths between 
these three di ffe rent SAC alloys and eutectic Sn-Pb solder joints. The eutectic AC 
joints exhibited higher shear strengths as re fl owed, wllile the shear strength after aging 
was nearl y the same. The important reason for the di ffe rent shear strength of the so lder 
joints is the variation in the microstructure due to the change in compositions of the 
solder pastes. Figure 3-8 illustrates the microstructure of the tllree different 
compositions of SAC solder. The main difference between the eutect ic joints and 
hypoeutectic joints is the tota l amount of Ag)Sn di spersion is higher in the eutectic 
joints (Fig. 3-8 (a) and (b)). In add ition, the appearance of dendri tic (~-Sn) formation 
was clearly lower in the hypoeutectic joints than in the eutectic SnAgCu joints. For the 
hypereutectic so lder joints, the Ag)Sn di spersion was very coarse in the as reflowed 
state (Fig. 3-8(c)). The average diameter of the dispersions varied in thi s case between 
0.5 flm and 5 f1l11 from sample to sample. The amount of the CU6SnS phase in the 
hypoeutectic, eutectic and hypereutectic solder joints were at the same level as in the 
bulk solder. Thus, thi s study indicates that the microstructure of the so lder joints is 
initiall y different and hence results in the influence on the material behav iour. 
However, after thermal aging in spite of different composi tion of the joints, the 
microstructure of the joints becomes similar and therefore does not influence the 
materi al behaviour. 
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Fig. 3-7 : The shear strengths of as refl owed and aged solder joints on OS P fi nished Cu 
pads [5 5] 
(a) Cb) 
(c) 
Fig. 3-8: Microstructure of (a) Eutectic SnAgCu; (b) hypoeutecti c SnAgCu; Cc) 
hypereutecti c SnAgCu, on Cu pads with an OS P surface fin ish [55] 
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The mechani cal properties of so lder joints are also affected by the number and 
orientation of the Sn-grains in them. Bieler et al. [60] examined the thermo-
mechanical response of SAC solder joints as a function of Sn-grain size and 
orientation. From this study, solder ball s with Sn grains of a parti cular ori entati on (a-
ax is perpendicu lar to the substrate) were observed to fa il before neighbouring ball s 
with different ori entations. Thi s results from the fact that the coefficient of thermal 
expansion of Sn along the a-axis is half the va lue a long the c-axis; joints observed to 
be damaged had maximum mismatch in the coefficient of therma l expansion between 
so lder and substrate at the joint interface [59, 60, 72]. 
3.3.2 Mechanical Influence of the Intermetallic Layer 
Apart from the microstructure, the mechanical responses of lead-free solder joints are 
also influenced by the presence of the intermeta ll ic layer(s) between the bulk of the 
so lder joint and the substrate metallisation. The intermetalli c layer fo rmed is brittle in 
nature compared to the solder joint and it grows with thermal aging. There exists a 
critical thickness of [MC layer at whi ch the shear strength is a maximum. This critica l 
thickness of the IM C is approximately 1.2 flm, corresponding to a reflow time of 
approx imately 60 s for pure Sn and approx imately 15 s for Cu-containing so lders [20]. 
Reflow time is the time above the melti ng temperature of the solder a lloy during 
reflow soldering. Figure 3-9 presents the typ ica l profile used in reflow so lde ring. As 
the reflow time increases, the higher diffusion of the Cu from the substrate results in 
the increased layer thi ckness, and shear strength increases with increased CU6Snj 
precipitates in the Sn-matrix. When the interfacial thickness grows beyond the critica l 
value during solderi ng, the diffusion ofCu into the bulk so lder joint is restricted by the 
[MC layer, hence decreasing the shear strength of the joint. When the IMC laye r 
thickness is tllinner than the cri tica l thickness, shear fai lure occurs inside the bulk 
solder. Thus, the reflow time place an important role in the IMC thickness. However, 
attaining above mentioned required reflow time ( 15 s) is difficu lt in the actual 
electronic packaging. Therefore, IPC came up with IPCIJEDEC J-STD-20C standards 
for reflow so ldering with reflow time of 120 - [ 50 seconds. 
The intennetallic layer grows with thermal aging during which the Cu3Sn layer is also 
formed . During the formation of CU3Sn the mass imbalance, due to the different 
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diffusion rates of Sn and Cu, induces vacancies or kirkendall vo ids in the vicinity of 
the interface of the solder joint. These vacancies accumulate to form a line of voids 
that severely diminishes mechanical strengh. Thus, the brittle nature of the 
intermetallic layer along wi th porosity often leads to reduced mechanical strength of 
the solder joint at the interface [20, 73). The mode of failure during thermo-
mechanical fatigue of electronjc assembl ies is usuall y either delamination at the 
interface between the solder joint and intennetall ic layer or between intermetallic layer 
and substrate. The brittle intermetallic layer causes locali sed so ftening near the 
interface between so lder joint and the layer, making it an easy location for crack 
initiation and propagation to OCCll r [73). Figure 3-10 shows an example of the 
initiation of a crack between voids during thermal cycling of a lead-free 
interconnection. 
Peak temperature 
Mchi ng temperature 
Renow zone 
Prc-hcating zone 
Time (s) 
Fig. 3-9: Typical profile used in rellow so ldering 
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EHT :: 25 00 kV Dabs AnaJytlcal lab 
Fig. 3-10: Crack initiation and vo id formation due to thermo-mechanical fa tigue [73] 
3.4 Summary 
The major constituents of lead-free solder joints' microstructure are ~-Sn dendri te, 
intermetallic and eutectic compound. Eutectic compound consists of ~-Sn matrix, 
Ag]Sn and CU6Snj. The proportions of ~-Sn dendrites, intermetallic compound and 
eutectic compound in the older j oints depends on the composition of the so lder, 
substrate material , and the reflow time, peak temperature and the cooling rate. In 
addition, Sn grains are also formed during the solidification of the solder joints, which 
have an isotropic mechanical properti es. Such a complex microstructure has a 
prominent influence on the mechanical properties of the solder joints. The 
intermetallic layer deve loped at the interfaces between solder joints and substrate 
metallisations grows with thermal aging, resulting in formation of voids. This causes 
the interface to become bri ttle and weak, and therefore become a favoured location for 
crack initiation and propagation during operation. 
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4. Solder Joint Reliability 
This chapter presents a rev iew on the reliability of so lder jo ints in e lectronic products 
considering its various operating cond iti ons. The reasons fo r fa tigue fa ilure of so lder 
joints are di scussed in brief along with the experimental tests used for re liabil ity 
assessment. The review also includes the different approaches for fatigue life 
estimation that have been used and the use of finite e lement analys is (FEA) as part o f 
them. 
4.1 Introduction 
Even though emerging new technologies may offer a num ber of advantages, ensuring 
the long-term rel iabili ty of e lectronic products, utili sing these techno logies, is a 
challenging task. Electronic products are used in various applications ranging from 
entertainment to satell ite applications. Electronic devices used in a satellite may see 
mi ll ions of thermal excursions over a peri od of years in space as the device powers up 
and down, and as the ambient temperature is affected by the space c raft orientation 
with respect to the sun [I]. Mi lita ry equipments may be stored for long peri ods in 
desert or arctic conditions (o r a lternating between the two), can be subjected to severe 
mechanica l stresses during fie ld comm issioning, and then be used in earnest in the 
banlefi eld scena ri o, again under the most envirorunenta ll y and mechanicall y d iffi cult 
conditions. Electronic c ircuitry has been used in household goods fo r years. Consumer 
awareness and ferocious competi tion between suppliers mean that manufac turers of 
such items as televisions and washing machines are now being forced to offer ever-
increasing warranty periods on goods that are the subject of almost constant use, 
stringent duty cycles, and minimal respect from the user. The electronic systems in 
cars also function under severe envi ronmental conditions. With sllch a wide range of 
applications, ensllring re liabi lity of electronic products is of the utmost importance. 
In a broad sense reliabi li ty is defined as the abi li ty of a product to function under given 
conditions and for a specified period of time without exceeding acceptable fail ure 
levels. In practice reliabi lity is application-specific, and is traditiona lly establi hed 
through the acqui si tion of failure di stributions under certain test conditions, fo llowed 
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by a careful ex trapo lati on of fai lure data to service conditions [74]. Re liabi lity in 
e lectronic assemblies requires a definitive design effo rt that has to be carried out 
concurrentl y with other des ign functions during the developmental phase of the 
product [75]. There is a misconception in some parts of the industry that quality 
manufacturing is a ll that is required to assure rel iability of an electron ic assembly [75]. 
Of course, consistent high-quality manufacturing is essenti al, but it implies that 
Design for Manufacturability (DfM), Design for Assembly (Of A), Design fo r 
Testabi li ty (Dfr), etc. is a necessary prerequi site to assure reliabili ty of the product. 
However, only a Design for Reliability (DfR) approach can assure that the des igned 
system, if manufactured to a good quali ty standard, will be reli able in performing its 
intended function [75]. 
The solder joints which are used in electronic packaging are a prima ry location for 
reliabil ity hazards due to the severe operating conditions of electronic products. In 
addition, so lder joints also prov ide structural integrity to the assembly and often serve 
critical heat transfer functions as we ll. With its primary function of providing 
electri cal connecti on, a single solder joint fai lure general ly results in the 
malfunctioning or fa ilure of the electronic product to perform its inte nded function . 
The introduction of new lead-fi-ee solders has also increased concerns over reli ability, 
due to the shorter history of thei r industrial appli cation, and materia l models are not as 
well developed as for the trad itional SnPb solders. Hence, it is important to 
understand the re liab il ity of so lder joints in microelectronic applicat ions and the 
various aspects which affect their reliab ility, including the new lead-free so lders. Th is 
chapter, therefore, rev iews vari ous reliability pred icti on models currentl y used in the 
microe lectronic industries. 
4.2 Solder Joint Failure 
The prominent fai lure concerns for so lder joints are therma l cycl ing d urabili ty, creep 
deformation , mechanical cycling and vibration durabil ity, so lder joint age ing, 
intermetallic growth, and electro and electrochemica l migration [20]. Understand ing 
the physics of these causes of fa ilure a ids reliabili ty evaluation and improvement. 
Some of these concerns such as solder joint ageing, intermeta llic growth and 
electrochemica l migrat ion have been di scussed in chapter 3. In this section so lder joint 
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fa ilures relating only to thermal cycling and creep are discussed as they are the focus 
of the current research study. 
4.2. 1 Thermal Fatigue Failure of Solder Joints 
Thermal stresses in a structure can be developed due to various reasons. For instance, 
a body restricted from its free expansion due to a change in the uniform distribution of 
temperature experiences therma l stresses as well as a component subjected to a non-
uniform temperature distribution. Thermal stresses can also be induced due to a 
mismatch in the coefficient of thermal expansion (CTE) between di fferent components 
of the assembly. However, in electronic assemb lies, solder joints generall y experience 
thermal stresses due to the combined effects of non-uniform temperature distributions 
in the package and a mismatch in CTE between the component and substrate material 
[29, 76, 77]. A non-uniform distribution of temperature resu lts from the di fferences in 
temperature between the constituents of the assembly during its operat ion. Most often 
the constituents of electronic assemblies are a variety of di ffe rent materials and hence 
there is a mismatch in the material properties. For example, surface mount chip 
resistors are principall y made up of alumina (AhO)) and connected to a FR4 substrate 
(PCB). This global mismatch in coefficients of thermal expansion (CTEs) between 
component and substrate results in thermal stresses and strains in the solder joint 
during thermal excursions. The CTE mismatch typically ranges from 2 ppm/ K for 
CTE-tailored high reliability assemblies to 14 ppm/K for ceramic components on a 
FR4 PCB. 
These thermal excursions are a result of the operating conditions of the electronic 
components. In operation, the extremes of environmental temperature variation in 
aerospace systems for example can be between 2 18 K and 398 K. In testing and 
simulation this range of temperatures is applied as a thermal cycle where in the 
temperature distribution across the assembly is assumed to be uniform. The assembly 
may also be subjected to temperature excursions during power on and off, variations in 
power diss ipation in CPUs etc. wh ich is called power cycling wherein the temperature 
di stribution is non-uniform . These cyclic temperature excursions result in cyc li c 
stresses and strains in the solder j oints and the repetition of such cyclic strains can 
result in fatigue fai lure of the solder joints. In through hole (TH) dev ices, the stra in 
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due to the temperature changes was generally accommodated by the fl ex ibili ty o f their 
leads and such failures were rare [29] . However, with the advent of surface mount 
devices, where the solder j oints are very small and there is lin le compliance between 
the component and board, the solder jo ints have to accommodate the plast ic 
deformation taking place in service for structural integri ty [4]. 
Consider an example of a Ceramic Chip Carri er (CCC) mounted on a PCB, as shown 
in Fig. 4-1 (a). In such a assembly the component and substrate are fa irly ri gid and the 
the shear stTain range, t; y, in the so lder j o int due to the change in the temperature of 
the assembly can be approximated as: 
Lt;a 
t; y = - h- (T - To) 4. 1 
where L is the half di stance between the two most extreme so lder joints, t;a is the 
di fference between PCB and CCC thermal expansion coeffi cients, h is stand-off 
height, T is the temperature of the assembly, To is the stress free state temperature 
(reference temperature). The stress free state of the chip carri er assembly, when the 
temperature of the assembly is To, is shown in Fig. 4-1 (a) . As the temperature of the 
assembly increases above To, the so lder jo ints shear due to the greater thermal growth 
of the PCB materi al, which is illustrated in Fig. 4-1 (b). Figure 4-I (c) illustrates the 
shearing of the solder j oint in the opposite direction due to a decrease in the assembly 
temperature T below To. Thus, repeated changes in the assembly temperature results in 
cyclic shear stresses and strains in the so lder jo ints, which in turn are responsible fo r 
their fatigue fa ilure. 
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Fig. 4-1 : Effect of thermal excurs ions on ceramic chip carrier solder joint (a) zero 
strain ; (b) elevated temperature (T > To); and (c) reduced temperature (T < To) 
4.2.2 Creep and Thermo-Mechanica l Fatigue in Solder Joint 
Sustained loads raise the spectre of time-dependent fai lure mechan isms invo lving the 
phenomenon known as creep. Creep is a lso a temperature dependent phenomenon and 
the temperature at wh ich creep typically becomes active in a metal is approximately 
O.4T" [42]. The operating temperature extremes are between O.4ST" and 0.8 1 T" fo r 
mo t lead- free so lders. As a consequence, creep strai n is probably the most important 
time-dependent damage accrual mechanism; under prolonged thermal loading 
conditions the so lder joints of lead less pa rts can be expected to undergo s igni ficant 
level of strai n due to creep. The accrual of creep deformation in the so lder joi nts 
eventua ll y results 111 thei r ducti lity exhaustion . Thus, temperature vari ations, in 
combinat ion with a thermal expansion mismatch between the component and 
substrate, can resu lt in fatigue for which the creep becomes a primary contributor to 
the so lder joint deformation; thi s condition is referred to as thermo-mechanical fa ti gue 
(TMF). The creep induced strain has the same damaging effect as immediately 
induced plastic strai n [9, 20], and must therefo re be added to any plasti c strai n to 
evaluate the total damage accrued during operation. The sum of these plastic and creep 
strains is the inelasti c or permanent stra in. Therefore, the total strain " can be written 
as : 
4.2 
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where: 
&/11 ::::: & p + Ccr 4.3 
where c, ' c p , c,., and c", are the elastic, plastic, creep and inelast ic strains 
respecti vely. As di scussed in Chapter 2, creep curves have three di sti nct stages: 
primary or transient, secondary or steady state and tertiary. It is common practi se to 
characteri se the creep response of solder joints so lely with steady state constitutive 
equations. The constitutive equations discussed in section 2.3.2 are commonl y used fo r 
steady stale creep modelling of solder joints. 
4.3 Reliability Tests 
o far discussions have been confined to reliability and diffe rent reliabili ty concerns in 
so lder joints. A proper understanding of reliabili ty of the solder joints is essential for 
the good design of electronic products and their reliability assessment. It is often 
di ffi cult to improve the reli abili ty of an electronic product after it has been released on 
to the market, so as much effort as possible must be exerted to design units that are 
inherently re liable. There are a number of standard experimental tests which are 
typica ll y used to assess the reliabili ty of products before release to the market [78, 79]. 
However, assessing the reliability of electronic pa.ckages based on real service 
conditions is time-consuming. Therefore, accelerated testi ng becomes more important 
and is the focus of intensive research recently driven by demands of the short-time-to-
market and low cost. However, highl y accelerated tests have a high potential to 
produce misleading results because such tests may not activate the fa ilure mechanism 
that plays a leading role in the application environment [20]. Thus, it is important to 
consider the so lder joint fa ilure mechanisms and material properties while des igning 
accelerated tests. In thi s section, the acce lerating tests which are re levant to the above 
discussed fai lure mechanisms are presented. 
As di scussed earli er, thermal and power cycling are the two types of thermal 
excursions occurring in service environments. Therefore, accelerated thermal and 
power cycling tests are used in reliabi li ty assessments. The accelerated thermal cycling 
test is the most popular approach to estimate the expected li fet ime or the expected 
fa ilure rate of older joints in a given environment. In a thermal cycling test, the 
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specimen is subjected to a temperature-time profile, usua lly between two temperature 
extTemes. A typical thermal cycle is shown in Fig. 4-2. At each temperature extreme, 
the specimen is held for a certain dwell time and the temperature transfer is 
accomplished by a controlled ramp rate. The creep strain accumulation during these 
cycles depends on both the ramp rate and dwell time [20, 80). For instance, during a 
rapid ramp between two extreme dwe ll temperatures, there is less time for creep 
deformation to occur. On the other hand a slow ramp rate increases the opportunity fo r 
creep deformation. Similarly, longer dwell time at the extremes of temperature, 
especia ll y at the max imum cycle temperature (Tmax), results in increased creep strain 
accumulation. Therefore, in the se lection of a thermal hi story either fo r accelerated 
testing or fo r finite element modelling ramp rate and dwell time are important. 
In accelerated tests for power cycling, the specimen is subjected to an e lectrica l load, 
thus producing heat resembling real operation. In thermal cycling, onl y stra ins due to 
CTE mismatches are accounted for. However in power cycling, strain due to the 
temperature difference between component and substrate is a lso accounted. Bas ica ll y, 
the same principles as those used in thermal cycl ing tests apply in power cycling tests. 
There are limitations in the ach ievable temperature extremes in power cycling tests, 
since the electrical load that can be applied is limited and thus the temperature swing 
is restricted by the equilibrium of heat dissipation and transformation of electrical 
energy to heat. 
Temperature 
Tmax 
-- ---+----{ 
!Hcalillg 
Ilold lirnc @ Tmn 
I 
,....- -
I 
I 
I 
1--+--------1,-------+----- Time 
/ Cooling \ \ 
I . ~ 
-1 __ _____ ____ r!,,! __ +-_~ 
1<- --+1.  Hold time @ Tnun 
Fig. 4-2: Typical temperature cycle during accelerated testing 
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4.4 Fatigue Life Prediction Models 
For high density electronic products, it becomes very important to assure the reliabili ty 
of the resulting smaller so lder joints. Most of the time solder jo int fa ilures are due to 
TMF. Even though accelerated tests can predict the reliability of the so lder joints, 
these tests take a long time. For example, IPC-SM-785 proposed 14600 one-hour 
thermal cycle test between 0 and 100 QC for a lead less electronic assembly requires 
over 600 days to complete [79, 81 ]. Even the 6000 failure-free cycles proposed by 
IPC-970 1 mean 250 days, i.e. more than 8 months [81, 82]. Therefore, fatigue li fe 
prediction is an important step towards assessing the reliability of electronic products. 
With the help of accelerated tests, solder joint re liabili ty data can be obtained for 
various operating conditions. These data can be used to establi sh an empirical model, 
and with the help of thi s model the li fe of so lder joints can be predicted. 
The definition of fatigue fa il ure fo r a so lder joint plays a criti cal role in understanding 
fa ilure mechanisms and fati gue models. There are, in fact, wide vari ations in the 
failure definiti on used in the literature. For instance, expedient fa ti gue fa ilure criteria 
recommended in industry guidelines include complete electrical circui t opens, a 50 % 
load reduction on the solder joint, and 20 % crack propagation across the so lder joint 
[79, 81]. Any li fe prediction model deduced from the experimental reliabili ty data o f 
either bulk solder sanlples or geometricall y simple model joints is based on one such 
fai lure criteria. Having obtai ned the life prediction model, so lder joint fat igue li fe can 
be estimated fo r a given electronic package under assumed operating conditions. A 
num ber of life prediction approaches have been proposed over the past few years [83-
86]. These approaches can be classified into the fo llowing major categories: 
I. Coffin-M anson approach 
2. train energy approach 
3. Fracture mechanics approach, 
4. Damage mechanics approach. 
A stress-based approach is less commonl y used for solders, although it can be usefu l 
for modelling "high-cycle" fa ti gue due to vibration or physicall y shocked or stressed 
components. There is no single dominant model which is universa ll y used in 
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electronic packaging. However, Coffin-Manson approach is the most common, and is 
di scussed below. 
The Coffin-Manson equation is an empirical relation obtained by fitting a power law 
to the experimental fati gue data. Genera lly the predi cted life using thi s equat ion is the 
number of load cycles required for the initiation of a fatigue crack which is observable 
upon inspecti on. This is an indication of loca l ductility exhaustion. There may be a 
large percentage of life left before the complete fracture of the component; however 
thi s comes in the rea lm of assessmem of the fatigue crack propagation after it has been 
initiated . The general form of the Coffin -Manson equation is given as [29, 87, 88]: 
4.4 
where NI is the number of cyc les to failu.re , t;fi" is the plastic strain range, C2 is the 
fatigue ductility constant, and r is the fatigue ductility exponent. Cl and r are 
empirica ll y derived. With the repetition of service load (thermal or power cyc le), the 
load carrying ability of the solder joint dimini hes with the grain growth or the 
accum ulati on of damage in the so lder joint. This resu lts in the fo rmati on of micro-
voids at the grain boundary intersections. These micro-cracks grow and coalesce into 
macro-cracks lead ing to total fracture. The value of material constant r is determined 
based on the load reduction for a constan t strain. For high levels of damage, r tends 
toward lower va lues. In the IPC guidelines, the number of cycles to 50 % load 
reduction on the so lder joint is cons idered as failure, and thi s can be obtai ned by us ing 
the values of materi al constants determined fro m the experimental reli ability data 
obtained for 50 % load reduction on the solder joint. The va lue of r vari es between 0.4 
to 0.6 for common engineering metals [29, 89]. 
In order to predict the fat igue li fe using the Coffin-M anson equati on, it is essential to 
establish the cyclic plasti c strain range for the so lder joint under study. Equation 4. 1 is 
a simple analytical mode l to ca lculate the plastic strain for a single cycle. It assumes 
that on ly shear forces act on the so lder joint, and hence it ignores any add itional forces 
e.g. due to curvature of the component or substrate. It is a lso unable to take account of 
any compliance in the assembl y. In addition, the Eq. 4. 1 does not separately account 
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for the plastic and creep strain in the so lder joint. Whalley et al. [90] demonstrated thi s 
simple approach is effective for s ituations where the cyclic strain is large and therefore 
life is short, but as the life increases the model has little predicti ve capability, This 
simple model also cannot be used to study the effect of non-uniform temperature 
distribution in the electronic assembly, which is one of the objectives of this research. 
Finite element modelling techniques have therefore been widely used in reliability 
studies of the so lder joints in electronic assemblies [9 1-93]. With thi s method, the 
electronic assemblies can be simulated to establi sh the thermal stresses and strains 
while including both plasticity and creep materi al properties for the solder j oints, and 
the result ing inelastic stra ins can then be used in Coffin-Manson based estimates of 
reli ability. The plasticity and creep behav iours of the solder alloys were di scussed in 
chapter 2. This method can also take into account non-uniform temperature 
distri butions in the assembly and any compliance in the assembly. 
The finite element modelling approach in fat igue life estimation consists of three 
primary steps. First, a theoreti ca l or constitutive equation for the so lder stress-stra in 
relationship is constructed using appropriate assumptions which forms the basis for 
modelling. Secondly, thi s constituti ve equation is implemented within a FEA program 
and a model created. The FEA program calculates the stress-strain va lues for the 
system under study fo r the simulated cond itions. Thirdly, the FEA results are used as 
inputs to a model predicting the number of cycles to fa ilure, Nf 
4.5 Summary 
Electronic products have a wide range of application environments. Ensuring the 
re li ability of electronic products is an important step towards manu facturing good 
quality products. These products may operate under harsh environmental conditions 
where variations of temperature can be as extreme as between 218 K and 398 K. With 
such cycl ic temperature excurs ions, so lder joints used for electri ca l connections are 
subjected to cycl ic stresses and strai ns. In addition, the high homologous operating 
temperature makes solder joints prone to creep deformation. Therefore, thermo-
mechanical fat igue is the common type of fai lure in so lder joints. This is further 
worsened in surface mount devices due to the small solder vo lumes avai lab le for 
accommodating the deformation. There is no unique model which add resses all issues 
63 
Chapter 4: Solder l oint Reliability 
in the solder joints fatigue life prediction. However, the Coffin-Manson based 
approaches are commonly used for fatigue life estimation of the number of load 
(temperature) cycles required for the failure criteria specified by the !PC guideline. In 
thi s research, plastic strain range based Coffin-Manson equation is used for life 
prediction. This is due to the fact that life prediction models do not affect the 
comparative study of effect of two different thermal conditions on solder joint fatigue 
li fe. Th is is di scussed in chapter 8 of the thesis. 
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5. Temperature Distribution Study for a Surface Mount 
Chip Resistor Assembly 
This chapter di scusses the work on the measurement of temperature for a surface 
mount chip resistor assembly. The chapter begins by discussing the reasons for 
obtaining the temperature di stri bu tion. Then di scussed are the chip resistor 
construction, specimen preparation, ex perimental technique and methodology used for 
temperature measurement. The va lidation techniques used for the temperature 
measurements is a lso di scussed in this chapter. Obtaining the internal temperature 
di stribution , fo r use in the subsequent reliability studies of the assembly, using finite 
e lement analys is (FEA) is a lso presented. 
5.1 Introduction 
Experi mental methods for the reliabi lity evaluation of so lder joi nt s in electronic 
products are laborious and time consuming. Therefore, FEA has been increasingly 
employed in recent years to simulate the fie ld operating conditions of electronic 
products, enabling the manufacturer to perform "vi rtual" reliab ility studies before 
releasi ng them onto the market. Also FEA is cost effecti ve compared to experimental 
re li ability tests. Such simulations require establishing relevant materi al properties data 
for the expected operating cond itions, and actual representation of these operating 
conditions or of the qualification tests that the product will be required to pass. As 
di scussed in Chapter 4, the main reason for failure of so lder joints is cycl ic thermal ly 
induced plastic/creep strain, which is responsible for thermo-mechanical fati gue. 
However, most of the reported finite e lement simulations on thermo-mechanical 
fati gue in so lder joints have been carried out considering thermal cycling, which is the 
application of a changing, but uniform, temperature di stribution to the electronic 
a sembly [48, 92, 94-97]. However, in operation, electronic assem blies are ubjected 
to non-uniform temperature di stributions due to changes in the power dissipation. 
Such power changes may be due to the system being switched on and off or to e.g. 
variations in central processing unit (CPU) code execution demands. T he assumption 
of uniform temperature di stribution in such cases therefore results in a simplified 
representation of the operating conditions and it is important to know if the resulting 
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life prediction IS pessimistic or conservative. In addition, in appl ications such as 
automotive, aerospace, etc., the ambient temperature can vary signi ficant ly when the 
electronic devices are in operation and temperature distribution in the assembly can be 
above the ambient temperature. This type of situation is very di ffi cult to include in 
experimental accelerated life testing to understand its influence on the fatigue damage. 
However, in FEA such varying operating cond itions can be readi ly included. 
Therefore, it is very important to establish accurate estimates of the actual temperature 
di stribution in the electronic assembly for such conditions before their use in the finite 
element simulations. 
A series of experiments were carried out to find out the actual temperature distribution 
in a typical powered electronic assembly. To ensure applicability to the subsequent 
finite e lement analysis, a surface mount chi p re istor assembly was used in the 
experimental wo rk . The current chapter di scusses the temperature measurement 
technique, measured temperature profile, validation of the measured temperatures and 
subsequent finite element thermal analys is used to obtain the full temperature 
di stribution within the assembly. The construction of a typical chip resistor and chip 
resistor on PCB assembly, and its operating conditions, are also examined in thi s 
chapter. 
5.1.1 Construction of 1206 Chip Resistors 
Thick film chip resistors compri se of an insulating substrate, end terminations, the 
resistor film and a protective coating. The construction of the chip res istor is shown in 
Fig. 5-1 [98]. The resistor film is genera ll y printed on one face of an alumina substrate 
( I) by the thi ck film technique of screen printing and firing at high temperature. The 
upper- face electrode layers (2) are also printed onto the end areas of the resistor film 
(3), to make surface contact with the resistor film . The resistor film and the upper-face 
electrode layers are fired simultaneously. The res i tor film is an electri call y resistive 
material conta ining cennet, such as ruthenium oxide. Next, the resistor fi lm is trimmed 
to atta in the desired resistance va lue. Thereafter, a protecti ve film (4) is fonned to 
cover a part of the resistance film (3). The construction of the chip resistor ends with 
the formation of end electrodes at either ends of the substrate. The end electrode 
consists of 3 layers as shown in Fig 5-1. First, end-face electrode layers (5) are formed 
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in a U-like shape on the opposing edges of the substrate (I ) and on portions of the 
resistor film which are not covered by the protective film. This electrode layer is 
formed of an AglPd thick fi lm material. Subsequently, plated i film (6) covering the 
end-face electrode layers (5) is applied, and finall y, (electro) plated Sn/ Pb or Sn films 
(7) are formed over the i [98, 99]. These three laye rs of end electrodes are used to 
increase the performance and reli ability of the chip resistor. 
In the experiment a 1206 chip resistor manufactured by Panaso nic was used. 1206 
represents the size of the ch ip resistor, wherein the first two digits represents the 
length L (=0. 12") and last two digits represent width W (= 0.06"). The d imensions of 
the 1206 chip resistor are illustrated in Fi g. 5-2. This type of resistor has a maximum 
power dissipation of 0.25 W and can operate at ambient temperatures ranging between 
-55 QC (2 18 K) and 155 QC (428 K). However, thi s chi p resistor can onl y operate at its 
max imum rated power (0.25 W) up to an ambient temperature of 70 QC (343 K). I f the 
operating ambient temperature increases beyond 70 QC (343 K), the maximum 
operating power of the chip resistor mllst be decreased to keep it within the safe 
operating range. Figure 5-3 shows the load derating curve to be used for various 
Panasonic chip resistors at high ambient temperatures. This curve is se lected based on 
the res istor type such as IG, 2R, 3E, 8E etc. The chosen 1206 chip resistor is o f the 8E 
type, so the respecti ve load derating curve is considered for power ca lculation at high 
ambient temperature. The available resistance of the 1206 resistor fil m vari es from 10 
Q to 2.2 MQ. However, in our experi mental study chip resistors wi th 1.8 KQ were 
used because of the limitation to achieve the dri ve voltage for attaining the max imum 
rated power. 
7 
5 1 5 
I - Alumina substrate; 2 - Upper- face e lectrode; 3 - Resistor fi lm; 4 - Protecti ve 
film ; 5 - End-face electrode layers; 6 - N i-plated film s; 7 - Solder plated films 
Fig. 5-1: ConstTuction of a typica l chip resistor [98] 
67 
Chapter 5: Temperature Distribution Study for a Surface Mount Chip Resistor 
Assembly , 
7 7 
/~ / L 7 
Resistor L W a b t 
size (mm) (mm) (mm) (mm) (mm) 
1206 3,20 1,60 0,50 0,50 0,60 
Fig, 5-2: Dimensions of the chip res istor used in the experiment [99] 
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Fig. 5-3: Derating curves for Panasonic chip resistors [99] 
5.1.2 Specimen Preparation 
60 
The chip resistor assembly consists of a FR4 substrate with copper pads, the so lder 
joints and the 1206 chip resistor. The FR4 substrate, which has 35 Jlm thick copper 
tracks at a suitable spacing to mount the 1206 chip resistor, was 12 mm x 3.2 mm x 
1,6 mm. The copper tracks are also used for making the necessary electrical 
corUlections, The 1206 chip resistor was mounted onto the copper tracks using refl ow 
soldering and electrical connections were made so ldering wire to other ends of the 
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tracks. Sn3 .8AgO.7Cu (by weight) so lder paste with a contained particle s ize ranged 
from 25 fun - 45 f1l11 and rosin flux was used for the reflow soldering. The flux is used 
to clean the so ldered surfaces (copper tracks and component pads) and remove any 
oxide layer present to promote good wetting. Figure 5-4 shows a 2-dimensional 
schematic of the chip resistor assembly. 
3.2 mm 
I- 'I 
S0-L
1der 
jO\inytl L_...,.... ____ ~.:.6_J:/;,..L TJ( opper pad Chip res istor ' ~ 
\ 
i 
FR4 s ubslrale 1.6 mm 0.035 111111 
/- 12 mm '/ 
(a) 
I- 3.2 mm 'I 
I I ~[ I I E E "! ,~ 
(b) 
(c) 
Fig. 5-4: Components of the chip resistor assembly: (a) front view; (b) plan view; (c) 
actual cross section 
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5.2 Experiment 
5.2.1 Experimental Setup 
A very simple experimental setup was used for measuring the surface temperatures of 
the chip resi stor assembly. The experimental setup comprised of an infrared (lR) 
thermal imaging camera, specimen mounting and a power supply. All matter em its 
radiation as long as it has a finite (greater than absolute zero) temperature. IR thermal 
cameras capture thi s thermal radiation emitted from the surface, which has a 
wavelength spectrum dependent on the temperature, structure and composition of the 
surface. The rate at which radiation energy is emitted is usually quantified by the 
Stefan-Boltzmann law [100, 10 1] : 
E - T.' p - &/:r~b b 5. 1 
where Ep is the surface emissive power, E:., is the emissivity of the surface, IJ,h is the 
Stefan-Boltzmann constant and Tb is the absolute temperature of the surface. The 
higher the temperature the more rad iation is emitted from the surface. This radiation 
is mainly infrared for surface temperature up to a few hundred QC and, therefore not 
perceptible wi th the naked eye, but is made visible and measurable by infrared 
cameras. Equation 5.1 shows emissive power depends on the emiss ivity of the surface. 
A blackbody is an ideal surface which emits the maximum possible thermal radiation 
at a given temperature, but most real surfaces emit less radiation than the black body. 
Through analysis of the emitted radiation it is possible to measure temperature and 
indirectly thermal conductivi ty, mechanical stres , material compositi on, defects and 
various kinds of in-homogeneities in the materials [100]. IR measuring technology is 
contactless and non-destructi ve, and supplies in formation with a spatia l and temporal 
resolution that is not achievable with other measuring techniques. 
A Thermosensorik IR camera (F ig.S-S (a)) was used for the experiments and consists 
of a central processing unit with data processing software and an IR detector head with 
a focal plane array (FPA) detector sensitive in the range I Ilm - 14 ~lm . An infrared 
microscopic lens, with a foca l length of 22 mm was used for thi s experiment. The 
camera is interfaced with software providing rea l-time acquisition and analysis of the 
infrared data. This camera has a very good temperature resolution of 20 mK and 
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spatial reso luti on of 20 ~lm per pixel [100). The temperature analysis, based on the 
acquired surface rad iation, is done using the reference temperatures provided to the 
software. Thus, the accuracy of the temperature measurement is dependent on the 
accuracy of the input reference temperatures. 
The chip resistor assembly was mounted on a wooden block. The wooden block was 
used due to its low thermal conducti vity (about 0. 17 Wm/ K) and it was placed on a lab 
jack to control the specimen height. Figure 5-5 (b) is a schematic of the experimenta l 
setup . The resistor was connected to a power supply to apply the requ ired power. The 
chip resistor assembly was painted matt black to ensure a uniform high emiss ivity over 
the temperature measuring surface. An aerosol matt black paint, which has an 
emissivity of about 0.95 was used. 
5.2.2 Experimental Procedure 
As di scussed in the previous chapters, the ex tremes of operating temperature for 
electron ics can be between 2 18 K and 398 K. But the 1206 Panason ic chip resistor can 
only operate at its maximum rated power (0.25 W) up to an ambient temperature of 
343 K. Therefore, two different power conditions were considered for obtaining the 
temperature di stributions on the chip resistor. The two power condi ti ons used were: 
I. The maximum rated power condition of: 0.25 W at room temperature. 
2. A de-rated power condition of: 0.15 W, as according to Fig. 5-3, when the 
ambient temperature increases to 398 K, the maximum operating power of the 
chosen chip resistor decreases to 0. 15 W, which is approx imate ly 60 % of the 
maximum rated power. 
The temperature distribution obtained at full power (0.25 W) will be used for the 
simulation of power cycl ing at room ambient temperatures, whi le the di stribution 
obtai ned from the de-rated condition (0 .1 5 W) will be used for the simulation of a 
conti nuously heat dissipating ch ip for varying ambient temperatures between 398 K 
and 218 K. Having decided upon the power dissipation conditions to be used in the 
experiment, the voltage required to obtain the required power di ssipation was found 
using the Eq. 5.2 [102]. 
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mounting 
22 m111 
(a) 
IR Camera 
(b) 
Fig. 5-5 : (a) The Thennosensorik infrared (lR) camera; (b) schematic of experimental 
setup 
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where P.o is power di ssipation of the chip resistor, V is the required vo ltage for the 
specified power di ssipation and Rc is resistance. Table 5-1 gives the required vo ltage 
to obtain the di fferent power ratings. The following procedures were followed to 
conduct the experiment. 
1. First the chip resistor was powered by suppl ying the required voltage to attain 
the power di ssipation, and left for 10 minutes to stabilise to atta in a steady state 
temperature di stribution. 
2. The thermal camera system was started. 
3. Two reference temperatures, one lower and another higher, were set up using the 
same calibrated black body. 
4. The chosen reference temperatures were beyo nd the two ex tremes of the 
expected temperatures of the chip resistor. The system calculates the temperature 
of the surface by comparing and interpolating the measured rad iation from the 
sample against the radiation measured fo r the reference temperatures. 
5. Once the steady state temperature di stribution was achieved in the specimen and 
the reference temperatures were set, the thermal camera was brought in front of 
the specimen at a di stance of approximately 22 mm (the lens focal length) and 
then focused on the centre of the resistor. 
6. After attain ing a clear image, the temperature profile was captured. 
7. Simi larly the thermal camera was focused on all sides of the specimen substrate 
and surface temperature profiles were captured. 
8. All 7 steps were then repeated for the second power condition. 
Table 5-1: Specifications at different power rating. 
Required Resistance, Rc Current, J Voltage, V Power, Pc 
(watts) (ohms) (amps) (vo lts) 
0.25 1800 0.0 11 8 2 1.2 
0.15 1800 0.0091 16.4 
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5.2.3 Results and Discussion 
The experimental objective was to determine the surface temperature of the chip 
res istor assembly under steady state conditions. The transient state of the assembly 
either during heating or cooling was ignored because of the ShOl1 time before attaining 
steady state temperature (chip resistor attained steady state within 300·360 seconds). 
[n addition, as di scussed in Chapter 4, during temperature cycling most of the creep 
strain occurs during the dwell s at temperature extremes, during which the chip res istor 
would reach steady state. in steady state conditions, the sur face temperature 
measurement gives the temperature di stri bution a fter accounting for the heat loss due 
to conduction, natural convection and radiation from the assembly. Therefore, in this 
section the experimental temperature measurements obtained under steady state 
conditions are di scussed. 
The surface temperatures of the chip resistor and substrate were analysed after 
capturing them using the thermal camera. Figure 5-6 (a) shows the di fferent locations 
used to analyse the temperature di stri bution over the specimen. The distri bution of 
temperature over the chip resistor at max imum rated power is illustrated in Fig. 5-6 
(b). It is ev ident from the temperature di stribution that the maximum temperature is 
within the resistor film area which is where the heat is generated. The temperature 
decreases towards the boundari es of the res istor film due to conduction away of the 
generated heat. A similar temperature di stribution over the chip resistor was observed 
at the de-rated power (0.1 5W), but with a lower magnitude. The variation of 
temperature over the chip resistor was studied in more detail a long two paths in 2-
perpendicular directions i.e. line I and line 2 as shown in Fig. 5-6 (b). Figure 5-7 (a) 
shows the variat ion in temperature along line I for both the max imum and de-rated 
power condi tions. As expected the temperature di stribution is synunetri c with a 
constant diffe rence in magnitude between the two conditions. Similar observation can 
be made for the variation of temperature in the perpendicular direction (line 2) , which 
is presented in Fig. 5-7 (b). 
The temperature di stribution over the substrate was also studied. The generated heat in 
the ch ip resistor is conducted into the substrate through the so lder joints and copper 
tracks used for electrica l cOfmection. Figures 5-8 (a) and (b) illustrate the surface 
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temperature distribution at the top right and bottom left corners o f the substrate 
respectively at for max imum rated power. The temperature di stribution on the 
substrate for the de-rated power condition was simi lar to that observed for max imum 
rated power, but wi th a lower magnitude. 
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Fig. 5-8: TemperatLlre distribution on the substrate: (a) top ri ght co rner; (b) bottom left 
corner 
The temperature distribution obtained using the IR thermal camera was validated by 
comparison with the temperature measurements from thermocouples bonded to the 
spec imen on the centre line at the eight locations indicated in Fig. 5-9. Calibrated K-
type thermocouples with a wire diameter of 40 Ilm were used and these thermocouples 
were connected to a digital thermometer. The thermocouples were calibrated before 
bonding to the specimen by dipping in boiling water [103] . Table 5-2 presents a 
comparison 0 f the temperatures at these locations for both power (0.25 Wand 0. 15 W) 
conditions. Compari son of temperatures could not be made at the bottom of the 
substrate where thermal imaging was not feasible. However, the temperatures match 
pretty well at the other locations with a maximum discrepancy of I K between the two 
measurement methods. The temperature grad ient, which is the difference between the 
max imum and minimum temperature (locations I and 5), obtained from the thermal 
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camera measurements is calculated to be 2 1.8 K and 12.6 K for the max imum and de-
rated power respecti vely. The decrease in the temperature gradient for the de-rated 
condition is in proportion to the decrease in the power input. 
2 3 
So lder jo int Copper pad y Chip res isto r 
"'-.L 4 , / 5 
FR4 substrate 
6 7 8 
Fig. 5-9: Locations used fo r temperature measurement compa rison 
Table 5-2: Comparison of temperatures measured using thermocouples and thermal 
camera 
Location 
(Fig. 5-9) 
2 
3 
4 
5 
6 
7 
8 
Maximum power (0.25 W) 
Thermal Thermo-
camera 
334.8 333 .5 
327.5 329.0 
328.5 327.0 
3 13.0 3 12.0 
313.0 312.0 
3 11 .0 
3 18.0 
311.0 
5.3 Finite Element Thermal Analysis 
De-rated power (0. 15W) 
Thermal The rmo-
camera 
3 18 .6 3 18.5 
316.5 3 16.0 
3 16.0 3 15.0 
307.0 308.0 
306.0 307.0 
306.0 
3 12.0 
306.0 
Finite element analysis (FEA), also called the fi ni te element method (FEM), is a 
method of numerical so lution of fi eld problems, which require the determination of 
spati al distri bution of one or more dependent vari ables. For example the di stribution of 
displacements and stresses in a mechanical structure or the distribution of temperature 
in an electronic circuit board. Mathemati call y, a fie ld problem is described by 
differential equations or by an integral express ion [1 04). Ei ther description may be 
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used to formulate finite e lements. Finite element (FE) formulations, in ready-to-use 
fo rm, are contained in general purpose FEA programs. In fini te element analysis the 
structure being analysed is di vided into small regions known as elements. These 
elements are connected at points called nodes. The assemblage of elements is called a 
fini te element mesh. Numerically, a FE mesh is represented by a system of algebraic 
equations to be so lved for the unknown variables at nodes. Nodal unknowns are values 
of the fie ld quanti ty and, depending on the element type, may also include its first 
derivati ves. The so lution fo r nodal quantities, when combined with the assumed 
(thermal/stress) fi eld in any given element, completely determines the spatia l variation 
of the fi eld in that element. Thus the fi eld quantity over the entire structure is 
approx imated element by element, in piecewise fas hion. However, a FEA solution is 
not exact (unless the problem is simple), but the so lution accuracy can be improved by 
using more elements to represent the structure. 
FEA has advantages over most of the other numeri ca l analysis methods ava ilable due 
to its versatili ty . It is applicable to most fi eld problems such as heat transfer, stress 
analys is, magnetic fi elds, etc. Also there is no restri ction on the geometry to be 
analysed , boundary conditions and load ing. Enhancements to FEA codes have a llowed 
various types of materi al behaviour to be included such as ani sotropic, orthotropic, 
elasto-plasti c, creep, etc. Thus, FEA can be used to study many engineering problems 
such as new product design, improving ex isting products (e.g. their reliability), in 
studies of new materials, etc. In the present chapter, the use of fini te e lement analysis 
for heat transfer analys is to establi sh the full temperature di stribution within the chip 
resistor assembly is discussed. Thermal analysis of the chip resistor assembly was 
carried out fo r the nil I 3D geometry and also using a 2D approximation. The results 
are later used as the loads in finite element structural analys is. 
Heat transfer in electronics packaging can occur in two ways, transient (power on/off 
or devices switching state) and steady-state (during continuous operation). In both 
cases the temperature di stribution in the package is ca lculated by solving the heat 
conduction equation. Two-dimensional heat conduction based on the Fourier equation 
can be given as [29, 101, 104]: 
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aT q =-k-
x .~ ox 
aT 
qy = -ky 8y 
It can al so be written as: 
aT 
ox 
aT 
8y 
or {qX}=_ [K] 
qy 
aT 
ox 
aT 
8y 
5.3 
5.4 
5.5 
where Cf., and qy are the heat fluxes in x and y direction, and keY and ky are thermal 
conducti vities in x and y directions. The negati ve sign indicates that the direction of 
heat flow is opposite to the temperature gradient. For a body of unit thickness, the rate 
of heat generation (Qg) within a differential element dx dy is Qgdxdy. Heat fluxes 
across the edges of a differential element in the xy plane are shown in Fig. 5- 10. Here 
the lateral surfaces of the body (paralle l to the xy plane) are assumed to be insulated . 
The net rate of heat flow into a differential element of unit thickness is given by: 
or ( oq Oq,) o __ x --' dxdy 
-g ox 8y 5.6 
Inwards heat flo w produces an II1crease of stored energy, specifically cpdxdyt . 
Hence 
oq oq . o __ x --y =c pT 
- g ox ox p 5.7 
where cp is the specific heat and p is the dens ity. Combination of Eqs. 5.5 and 5.7 
provides, 
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a ( aT ) a ( aT) . 
- k - + - k - + 0 - cpT = 0 ax x ax ay Y ay - " 5.8 
For an isotropic and homogeneous medium, k., = ky = k and Eq. 5.8 can be simplified 
to: 
(a'T 8'T) . k -+- + 0 -cpT=O 8x' ay' - g 
For steady state cond itions et = 0) and Qg 
dimensional heat flow can be written as: 
a'T a'T 
- +-= 0 
ax' ay' 
5.9 
0, Laplace 's equation for two-
5. 10 
For these conditions and without internal heat generation Eq. 5.9 can also be written 
as: 
dx 
Fig. 5- 10: Heat flux through s ides of a plane differential element 
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where {a} = 
a 
ax 
a 
ay 
ar 
ax 
ar 
ay 
5.11 
Equation 5. 1 1 is known as the governing equation fo r conduction without internal heat 
generation in so lid bodies. 
5.3. 1 2-D T herm a l An a lysis 
Geometric and FE modell ing 
The geometry of the chip resistor assembly used in the finite element analysis was 
simi lar to the one used in the above experimental work, with the exception of the end 
terminations (electrodes) and res istor film of the chip resistor. Both end terminations 
and resistor film are thin layers which do not have much impact on the outcomes of 
e ither the thermal or structural analysis. Only one-half of the geometry was considered 
in the fi nite e lement analysis, making use of the structure symmetry and due to the 
symmetry in the temperature load. The model dimensions are presented in Fig. 5- 1 I. A 
0.1 mm gap was maintained between chip resisto r and substrate, which was obta ined 
from cross sectioning the tested specimen. 2D geometric modelling, FE modelling and 
thermal ana lys is were carried out using A SYS version 11 . The FE modelling was 
done us ing 2-D planar thermal so lid elements (PLANESS). PLA E55 can be used as a 
planar element or as an ax isymmetric ring element with a 2-D thermal conduction 
capability. Thi s element type has fo ur nodes ea h with a single degree of freedom , 
temperature [105]. This element was used in the thermal analys is using the thickness 
option which allows the thickness of the di ffe rent components of the geometry (i.e. in 
the Z-direction) to be specified. Figure 5- 12 shows the mesh used for the chip resi stor 
assembly. 
82 
Chapter 5: Temperature Distribution Study for a Surface Mount Chip Res istor 
Assembly 
Termination ignored , 
I' 1.6mffi 'I I, 1.6mm 
1 ::f><.SOldcr joint Chip resistor Copper pad Component i 0.6 nu 
-,- l 0.1 mm 
1.6 III ITt Substralc 
2.5 111111 Subslrnlc 
-
, , , 
6 mm I 1 3.2 Illm 
(a) (b) 
,I 
Fig. 5- 11: Geometrical detail s of chip resistor assembly model: (a) side view; Cb) front 
view 
Thermal Materia l Properties 
The thermal materia l properties used in the analysis are presented in Table 5-3. Only 
thermal conductivity was defined s ince the thermal analysis was restricted to steady 
state conduction. All the material s used were considered to be isotropic and 
homogeneous. In the finite e lement ana lysis the chip resistor (component) was 
considered to be a single materia l as the resistor fi lm and end electrodes were ignored 
in the modelling. Therefore, the component was modelled using the thermal 
conducti vity of96 % alumina, which is its major constituent. The thermal conductivity 
of 95.5Sn3.8AgO.7Cu was used for the so lder joint, whi le the substrate of the 
assembly was modelled using a typical published thermal conductiv ity value for glass 
reinforced epoxy which is generally referred to as FR4. 
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z 
Solder joint 
Copper pad 
Substrate 
Fig. 5-1 2: 2-D finite element mesh of the 1206 res istor assembly 
Table 5-3: Material properties used in the thermal analysis [106, 107] 
Thermal 
Material conductivity 
(W/mK) 
Alumina ') ' - ) 
Solder 60.32 (SAC) 
Copper 400 
FR4 0.3 
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Boundary conditions 
The experimental temperature measurement for the chip resi sto r assembly only 
provided its surface temperature. To account for the effects of temperature gradients 
on the structural integrity of the so lder joint using finite element analysis, the internal 
temperature di stribution is essential for app lication as a thermal load . Therefore, 
thermal analysis of the chip resistor assembly was carried out. For thi s analysis it was 
only necessary to consider conduction heat trrulsfer. As di scussed before, under steady 
state conditions the generated heat in the chip resisto r assembly is lost to the 
surroundings by natural convection and radiation from its sides. Thus the measured 
surface temperature gives the actual distribution on the assembly after accounting for 
heat loss from its sides. Therefore, in thi s thermal analysis the surface temperatures 
obtained from the experiments were used as boundary conditions instead of using heat 
generation ruld connection cooling out. Thermal rulalyses were cruTied out for three 
temperature conditions to use the obtained full temperature di stribution with in the 
assembly for the simulation of both power cycling at constant ambient temperature 
and continuous power dissipation in the chip resistor combined with ambient 
temperatures cycli ng between 398 K and 2 18 K. The three sets of conditions are: 
I . Maximum rated power (0.25 W) at room temperature (294 K). 
2. De-rated power (0 .1 5W) at rul ambient temperature of 398 K. 
3. De-rated power (0.15W) at an rullbient temperature of2 18 K. 
The temperature boundary conditions used in the thermal analys is for the maximum 
rated power condition were directly taken from the experimentall y measured surface 
temperatures for the same power level. Figure 5-1 3 shows the thermal zones used for 
the appli cation of boundary conditions based on the experimental measu rements. For 
example, to apply the maximum temperature observed on the chip resistor due to heat 
generated by the resistive element, zone A on the top surface of the component was 
selected ruld the temperature measured at this location was applied. Similarly other 
temperature zones were selected and their respective temperature conditions applied, 
as li sted in Table 5-4. The surfaces on which temperature boundary conditions ru'e not 
app lied were considered to be ad iabatic. A lineru'ly vary ing temperature was applied on 
the bottom surface of the substrate, which is between zone D and E, to replicate the 
real distribution when the chip resistor was powered. 
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To obtain the appropriate temperature conditions fo r the de-rated thermal analysis, the 
increase in the surface temperature above room temperature was first determined at the 
locations shown in Fig. 5-13 from the experiment results. This increased temperature 
was added to the relevant ambient temperature to obtain the temperatu re boundary 
conditions for the thermal analysis being conducted. The two ex tremes of ambient 
temperature considered were 398 K and 2 18 K. Table 5-4 also presents the temperature 
levels used fo r different zones of the res istor assembly fo r these ambient temperatures. 
These were the assumptions made in the analysis at high and low ambient 
temperature: 
I . Heat transfer out of the assembly wi ll be the same as that at room temperature 
(294 K) 
2. Time required for attaining steady state is the same as that required at room 
tem perature 
3. The materi al properties of the chip resistor assembly constituents do not change 
with temperature 
A B 
/ ~ C 
Insulated 
~ 
D Linearly varying temperature E 
Fig. 5-13: Thermal boundary condition zones 
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Table 5-4: Temperatures applied to the different zones in the 2-D thermal analysis 
Zone temperature (K) 
Thermal De-rated power (0 .1 5 W) Maximum rated zone Ambient Ambient (Fig. 5.13) power at room temperature of tem perature of tem perature 
398 K 218 K 
A 334.8 42 1.6 24 1.6 
B 328.0 4 19.0 239.0 
C 3 13.0 410.0 23 0.0 
D 3 18.0 415.0 235 .0 
E 3 11 .0 409.0 229.0 
Temperature Distribution Results 
Figure 5-14 illustrates the predicted full temperature di stribution in the chip resistor 
as embly at max imum rated power. The temperatu re distribution is the same that 
obtained from the experiment. A compari son of thi s predicted di stribution with the 
experimental temperature variation over the right half o f the chip resistor is presented 
in Fig. 5-1 5. The predicted temperatu res compare well wi th the experimental one with 
a max imum discrepancy of slightl y more than I K in the area between the boundary of 
the chip res istor and resistor fi lm . 
...... L-~~a&ma~~ ______ .... K 
311 313.6 316.3 318.9 321.6 324 .2 3269 329.5 3322 334.8 
Fig. 5- 14 : Predicted full temperatLU·e d istributions in the chip resistor for 0.25 W 
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335 
~ 
'" ~ JJ J 
~ 
., 
::; 
~ 33 1 
'" i:l 
c. 
~ 
" 
., 
f- 329 
- Predicted 
- Experimental 
327 
0 0.5 1.5 2 3 
Distance (mm) 
3.5 
Fig. 5-15 : Compari son of predicted and ex perimental temperature di stributions over 
chip resistor for 20 analysis 
For the de-rated power conditions (0.1 5W) Figs. 5-16 (a) and (b) show the full 
temperature di stribution in the assembly fo r ambient temperatures of 398 K and 2 18 K 
re pecti vely . 
...... ____ .. ~~~ ________ ~ .. _K 
409 4 10.4 411.8 413.2 414 .6 4 16 4 17 4 41 88 4202 42 1 6 
(a) 
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...... ~-==w~ __ .. __________ .... K 
229 230.4 231.8 233.2 234.6 236 237.4 238.8 240.2 241. 6 
(b) 
Fig. 5- 16: Predicted temperature di stributions at 0. 15 W: (a) for an ambient 
temperature of 398 K; (b) for an ambient temperature o f 2 18 K 
5.3.2 3D Thermal Analys is 
3D thermal analysis was carried out to decide upon which approx imat ion (2 0 or 3 D 
model) is appropriate for the detailed structural analysis. Therefore, it was carried out 
onl y for max imum power condition, wh ich results in the maxim um temperature 
grad ient in the assembly and hence max imum structural e ffect. 
Geometric and FE modelling 
The geometry of the chip res istor assembl y mode lled in the 3-D finite e lement thermal 
ana lysis was exactly the same as that for the 2-D ana lysis, which is illustrated in Fig. 
5.11. The half symmetry of the structure was also uti lised in the 3-D model since the 
predicted temperatures could then be directly applied onto same structural mode l. The 
3D FE model was built in A SYS using 3-D thermal solid elements, SOLlD70. This 
element type has eight nodes with a single degree of freedom , temperature, at each 
node. In addit ion, it is applicable to steady-state and transient thermal analysis . The 
mesh used is shown in Fig. 5- 17. 
The material properties used for thi s 3-D thermal anal ysis were the same as those used 
in the 2-D thermal analysis (Table 5-4). 
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Boundary conditions 
Un like the 2-D thermal analysis, the 3-D analys is was carried out on ly for the 
max imum power condition discussed in the above section. The method of application 
of temperature boundary conditions was the same as explained for the 2-D thermal 
analysis, but with temperatures specified for a few additional locations. These 
add itional locations were considered to take account of the three-dimensional variation 
of temperature in the chip resistor assembly. Figure 5-18 shows the locations of the 
thermal zones and the respective temperature levels used are presented in Table 5.5. A 
linearly varying temperature was applied between thermal zones 0 and P along the 
bottom surface of the substrate. 
Central plane 
y 
x 
z 
Fig. 5- 17: 3-D finite element mesh for the 1206 resistor assembly 
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.. 
0 
(a) 
N 
K 
L 1\11 
K 
N 
(b) 
-p 
Fig. 5-18: Zones for thermal boundary conditions for 3-D thermal analysis: (a) side 
view; (b) top view 
Table 5-5: Temperatures appl ied at the different zones in the 3-D thermal analysis 
Thermal zone Temperature (K) (Fig. 5.18) 
I 334.8 
J 330.0 
K 328.0 
L 324.0 
M 313.0 
N 3 11 .0 
0 3 18.0 
p 31 1.0 
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Temperature Distribution 
The predicted 3-D temperature di stribution in the chip resistor assembly is illu trated 
in Fig. 5- 19 for the maximum rated power (0.25W) at room temperature. The 
comparison of the predicted and the experimental temperature variations along line I 
and line 2 (see Fig. 5-6) shows good corre lation, wh ich is presented in Figs. 5-20 and 
5-21 , respectively. The max imum discrepancy along the line I is abo ut I K with 
predicted being on the higher s ide, whi le that along line 2 is between I and 2 K . 
...... ~~~~~~ __________ ~ .... K 
3tt 313 6 3t63 3t8.9 321.6 324.2 326.9 329.5 332.1 334.6 
Fig. 5-1 9: Predicted full 3-D temperature di stribution (K) in chip resistor for 0.25 W 
335 
~ 333 
~ 
~ 
~ 
~ 33 1 
iil 
0. 
E 
" f- 329 
327 
o 0.8 
-- Predicted 
-- Experimental 
1.6 
Distance (mm) 
2.4 3.2 
Fig. 5-20 : Comparison of predicted and experimental temperature variation a long line 
l over chip resistor for 3D analysis 
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Fig. 5-2 1: Comparison of pred icted and experimental temperature variation along line 
2 over chip resistor for 3D analys is 
5.4 Summary 
This chapter di scussed experiments carried out to obtain the rea l surface temperatlU"e 
distributions in a chip resistor assembly and the use of them as thermal boundary 
conditions in finite element thermal analysis to obtain the fu ll temperature di stribution 
within the same assembl y. The contactless infrared (lR) temperature measurement 
technique used provides a reali stic temperature d istribution and matches very well 
with the spot temperature measurements from thermo-couples. The experimental 
results proved that the steady state distribution of temperature in the chip resistor 
assembly is non-uniform when the ch ip resistor is powered . The obtained temperatlu·e 
di stribution {]-om the experiment was over the surface of the assembly; hence finite 
element analysis was used to also obtain the full temperature distribution with in the 
assembly. Finite element thermal analyses were carried out fo r both 2-D and 3-D 
geometry and these thermal results will be used later as boundary conditions infin ite 
element structural analyses to study the effects of a non-uniform temperature 
di stribution in the assembly on its structural integrity. 
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6. Stress-Strain Properties of Sn3.8AgO.7Cu Solder 
The properties as well as the facto rs affecting these material properti es of lead- free 
Sn3.SAgO.7Cu solder are less understood than traditional Sn-Pb solders. Therefore, the 
present chapter focuses on the determination of stress-strain properties fo r both small -
scale so lder jo ints and the bul k so lder for three di ffe rent strain rates. T he chapter also 
analyses the obtained experimental results, and compares material properties between 
the solder joint and the bul k so lder. The reasons for the di fferences in the observed 
materia l properties are di scussed and thei r effect is separated with the use of fini te-
element analysis. 
6.1 Introduction 
One of the biggest challenges for electronic devices is to be re liable in harsh 
environments. As discussed in previous chapters solder joints are typicall y the weakest 
connecting part in what is a multilayered assembly. Therefo re, to ensure the structural 
integrity of an electronic assembly, an appropriate so lder materia l and knowledge of 
its materi al properti es are essentia l. 
Although a fa ir amount of studies have been conducted on obtaining di ffe rent materi al 
properti es fo r Sn3.SAgO.7Cu solder using bulk solder specimens [34, 36, 10S] , its 
properti es at the microscale i.e below 100 /-un are less understood. A bulk specimen 
conta ins a large number of randomly ori ented grai ns and the characteri stic effecti ve 
behaviours, such as elastic, plastic and creep, describe the average perfo rmance of 
these grains. Therefo re, bulk specimens are usual ly considered as isotropic and 
homogeneous. However, it is di ffe rent fo r small-scale so lder joints that contain onl y 
one or a few grains [59, 109- 111] . Their performance is expected to shift from a 
polycrystal-based behaviour to an inter- o r intragranular-based one. In such cases 
individual grains play an important role in the behaviour of the ind ividual so lder 
joints . As di scussed in chapter 3, ~-Sn , the matrix of SnAgCu solder, has a body 
centred tetragonal structure, so the mechanical behaviour of a single grain is expected 
to have considerably anisotro pic characteri sti cs. In such a case, the grain orientation 
can also be a key factor in determining the behaviow· of the so lder joint [1 9, 60, 111]. 
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In addition to the grains and their orientation, the size and substrate of the so lder joints 
can also affect their mechanical behaviour. Since so lder joints are usuall y used to join 
dissi milar materials, the influence of joint s ize on the so lder material behaviour 
increases as the size decreases. Solder joints can also be compared with brazed joints 
where the tensile strength of a thin transverse brazed joint proved to be considerab ly 
higher than that of the bulk jo int material [I 12- 1 14] . Therefore, the assessment of 
reli abi lity of small -scale so lder joints based on the properti es data for bul k material 
can be inaccurate. Thus it is essential to evaluate the materi al properties of so lder 
joints which are of a sca le commensurate to the real appl ication, as well as the various 
factors affecting its mechanical behaviour. 
In the present chapter, an experiment designed to eva luate the stress-stra in properti es 
of small-scale solder joint is described . A commercial so lder paste containing 
Sn3.8AgO.7Cu powder was used to fabri cate so lder joints between copper substrates. 
Comparison of the properti es is made wi th those for bulk specimens, and factors 
affecting them, such as the microstructure and size of the so lder joints, are discussed. 
The chapter also presents the use of fi ni te element analysis to separate the influences 
of the microstructure of the so lder joint and its size on the observed material 
properties. 
6.2 Experimental Methodology 
6.2.1 Experimental Setup 
The objecti ves of the experimental work were to determine the stress-strain 
relationship fo r a solder jo int which is commensurate in scale or other properties to 
real life applications, and which could also be used to iso late and study the effects of 
microstructure and size in the lead- free so lder materi als. The properti es were obtained 
under tensile loading conditions. Since the size of the so lder jo int specimens used in 
the tests was small , a high precision tensil e testing machine was required. The lnstron 
MicroTester (5848) materi al testing system provides a solution to the challenges of 
testing microcomponents and microelectronic specimens. Accurate testing of such 
specimens requi res high-precision displacement measurement, coup led with a load 
frame that maintains both aliglllllent and high stiffiless throughout its load range. 
Because of these factors, standard uni versal testing machines usua ll y lack the 
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precision needed fo r small-deformation measurements. The expected deformation III 
the spec imens is at the scale of micro-metres. 
The MicroTester, which is ideal fo r tests requi ring less than 2 kN fo rce, is equi pped 
with Instron's 5500 seri es controller and Bluehil l-2 software fo r monotonic and simple 
cyc li c applications. Thi s can be fitted with a wide range of grips and fi xtures fo r 
tension, compress ion, bending and component testing. The MicroTester load frame 
features two prec ision a ligned columns fi xed to a rigid support base and moveable 
upper crosshead. The design offers an extremely sti ff reaction frame, ensuring accurate 
and repeatable defomlation in fo rmation and displacement control [I J 5]. 
Through the use of a precIsIon digita l encoder mounted directl y to the loadi ng 
actuator, Instron guarantees a di splacement accuracy better than 0.5 j.lm over short 
di stances, and a resolution better than 20 I1m. Instron contro l electronics, along with 
load measurement transducers des igned and manufactured by Instron, provide nex ible 
and accurate force measurement. In the case of the 5500 series controller, a load 
measurement accuracy of 0.5% of reading is guaranteed down to 1/250 of the load cell 
capacity. As mentioned earli er, th is machine is fi tted wi th Bluehill -2 software for 
operating it. Bluehill -2 software is a lso interfaced with the data acqu isition where 
essential data such as displacement, load etc. can be output in ASCII fo rmat fo r further 
use, which makes the mach ine user-fr iendly. Considering thi s versatili ty, the Instron 
MicroTester was used for tensil e testing of small-scale so lder joints and its main 
components are shown in Fig. 6-1 . 
6.2.2 Measurement Technique 
Even though the MicroTester is fitted with an accurate data acq ui sition unit, the 
measured displacement includes the effects of compliance. The compliance effect can 
be from machine parts, such as fi xtures and linkages, and from the copper substrates of 
the specimen. In typical electronic packaging techniques, so lder joints connect the 
components and PCB. Printed circui t boards usua lly contain copper tracks which 
fo rms a substrate material fo r the so lder joints. Copper is also a common component 
termination material, although a range of other materials (such as ni ckel, sil ver, 
palad ium etc.) are also used. Therefore, high purity copper (Cu) is used as the 
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substrate for fabrication of the test solder joints as shown in Fig. 6-2. Therefore, the 
total di splacement (6,) given by the data acquisition system can be written as: 
Fig. 6-1: Main components of Instron MicroTester 
6.1 
where 6m is the di splacement due to machine compliance, 6c is the displacement due 
to the elasticity of the copper and 6, i the so lder joint displacement. To separate the 
effect of machine compliance, a highl y sensi ti ve I nstTon 2630- 100 series ex tenso meter 
was used. Its lightweight and rugged cross-brace design eliminate errors caused by 
physical di stortion, while built-in protection ensures that damage is not caused by 
overextension. The low operating-force arms of the extensometer reduce the 
possibility of knife-edge slippage when testing hard or smooth surfaced materials. The 
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extensometer has a gauge length of 10 mm and can accommodate ax ia l trave l of up to 
+/-5 mm. Tlli s extensometer can be plugged in to the MicroTester's data acquisition 
system so that the di splacement measurement is transferred to a file along with the 
other data. During the tensile test, the extensometer is mounted onto the test specimen 
and the di splacement taking place within its gauge length is measured. Thus the 
di splacement output from the ex tensometer (8<,,) consists of onl y the displacement 
within the copper and solder joint and can be given as: 
60l11m 
/ 
Solder joint 
Copper Copper 
Gauge length = 10 mm 
Fig. 6-2: Solder joint specimen detail s 
-r 
V) 
o 
- -
6.2 
Now the aim is to e liminate the di splacement of copper from the extensometer output. 
To achieve thi s, an experiment was conducted with a sample of the copper used as the 
substrate for the fabrication of solder joints . C l 03 grade copper (Cu) was used with a 
chemical composition of a minimum of 99.99 % copper and less than 0.0005 % 
oxygen (0). The copper has a tensile strength of 253 MPa and yield strength of 195 
MPa. In thi s experiment, the copper specimen was loaded up to, 1200 N (equi valent to 
approximately 120 MPa) and then unloaded to 100 (approximately 10 MPa). The 
load curve used in the experiment is demonstrated in Fig. 6-3. 
A general compari son of the material properties of copper and most lead-fi'ee so lders 
shows that lead-free so lders have much lower tensile and yield strengths than copper. 
Thjs allows achievement of plastic strain in the so lder joint material whil st the copper 
remains in the elastic range. This assumption is supported by the experimental results 
from the loading and unloading tests on the copper specimen. The experimentally 
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obtained stress-strain curve for a specimen is illustrated in Fig. 6-4. The unloading part 
of the stress-strain curve demonstrates the presence of permanent deformation if the 
curve is extended to full unloading. However, the amount of thi s permanent 
deformation is signifi cantly smaller than the 0.2 % strain, which is used for obtaining 
the yield strength and up to which the material is considered to be elastic. In addition , 
as wi ll be seen later the max imum load withstood by the small-scale so lder joints fall s 
within the linear elastic region of the copper stress-strain curve. Therefo re, the copper 
deformation is considered to be in the linear elastic range during the actual so lder joint 
experi ments. Thus, to obtain the actual deformation of the so lder joint, the elasti c 
deformation of the copper 6, can be subtracted fro m the displacement recorded by the 
extenso meter (6",, ). The copper deformations occan be given by: 
6 = PL,. 
, AE 
c 
1200 N 
"0 
'" o 
....l 
lOO N 
Displacement 
Fig. 6-3: Load profile used for tensile test of copper 
6.3 
where P is the applied load, Le, A and Ee are the length of copper spec imen, its area of 
cross section and the Young's modulus of copper, respectively. The Young' s modulus 
of copper is obtained from the experimental stress-strain data; thi s is a cumbersome 
task ince the proportional limit for metals occurs at a very small displacement. 
Therefore, a low displacement rate was used in the experiment so that enough data 
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was captured. The initial linear pa rt of the stress-strain curve with in the 0.01 percent 
permanent set and the linear part of the unloading curve was chosen as the region fo r 
calculat ing loading and unloading Young's modulus, respectively. According to 
ASTM standard EIII -04 [25] , the slope of th is region corresponds to the Young' s 
modulus of an material. 1n Fig. 6-4 the regions used for the Young's modulus 
calculation in the loading and un load ing part of the stress-strain curve are shown. The 
ca lculated values of the Young's modulus fo r both loading and unloading are 
presented in Table 6-1 and comparison between these two is shown in Fig. 6-5. Th is 
comparison shows some vari ation in both loading and un load ing stress-strain curves 
for the same composition samples and experimental conditions. However, the average 
data provides better estimation of the measurement if any random errors OCCUI during 
testing as explained in section 6.2.3. Therefore, the ca lculated Young 's modu li were 
averaged. The agreement between the average Young's moduli for loading and 
unloading is very good and a lso compares very well with literature data accord ing to 
which the Young's modulus of 
--. 
'" " ~~ 
'--' 
<I) 
<I) 
'" b 
r/J 
140 
120 
100 
80 
60 
40 
20 
0 
0 
Reg ion ~sed fo r Yo ung's 
modulu ca lculation 
0.0004 0.0008 
Strain 
0.0012 
Fig. 6-4 : Experimentally obta ined stress-strain curve for C l 03 copper 
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Table 6-1 : Young's modulus measurement for C l 03 copper 
Sample Young's Modulus (OPa) 
Loading Unloading 
1 97. 1 105.5 
2 116.5 106.5 
" 11 7.5 11 5.6 ~
4 11 2.0 105.1 
5 11 5.3 115.0 
6 99.2 108.9 
7 109.4 102.7 
8 11 0.3 104.5 
Average 109.7 108.0 
Standard 7.7 5.0 deviation 
120 
100 
~ 
'" "- 80 0 
~ 
<J> 
.2 
=> 60 "0 
0 
~ 
• Loading 
<J> 40 ·co • Unloading 
" => 0 
>- 20 
0 
1 2 3 4 5 6 7 8 
Samp le 
Fig. 6-5: Measured Young's modulus for copper 
copper varies from 110 OPa to 125 OPa depending on its chemical composition and 
the strain rate used in the experiment [11 6]. Therefore, in the calculat ion of the so lder 
joint deformation, the average magnitude of the Young's modulus from the load ing 
part of the stress-strain is considered. The good comparison of Young's modulus 
between literature data and experimentall y determined demonstrates the va lidation of 
displacement measurement using the Instron extensometer. 
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6.2.3 Determination of Required Sa mple Size 
In any experiments, there will be measurement errors and some of these errors are 
random. No matter how sophisti cated is the design of the testing machine and 
measuring system, inaccuracy in the system is difficu lt to avo id, and therefore, some 
errors could occur du ring testing. For example in these experiments, the 
electromechan ical driven cross head of the testing machine uses a gear reduction 
system and lead screws to move it up or down. Any backlash in thi s system can 
introduce an error in to measurements. Another example of an error could be specimen 
slippage in the gri p while testing. Sometimes errors can also be introduced due to 
slippage of the extensometer. Di ffe rences in dimensions between specimens may al 0 
introduce an error in spi te of the similar fab rication procedure being used. Correct 
alignment of the gri ps and the specimen. when clamped in the gri ps, is important. 
Offsets in alignment will create bendi ng stresses which will result in a lower tensi le 
stress for a given load. Some of these sources of errors, such as backlash in gears, 
slippage in the extensometer, etc. are unavoidable and very diffi cul t to d istinguish 
from the extensometer reading. It is clear from the above experiment that even though 
all of the copper spec imens were made from one larger sheet and the same 
measurement teclmique was used, vari ation in the measured value of Young's 
modulus exists. However, the average Young's modulus va lue for the sample size of 8 
compares very well with the lower extreme of publi shed data. Therefo re, it is wise to 
e tabli sh an average value from a num ber of samples instead of relying on data from 
one sample. The number of specimens is ca lled the sample size. Accord ing to ASTM 
standard E 105-58, the requi red sample s ize, Ns , can be determined from the fo llowing 
equation [11 7]: 
N = ( 2.56 (Y.w' )' 
, E 
, 
6.4 
where (Y.>d is an advance estimate of the standard deviation of the sample size or lot, 
E, is the max imum allowable error between the estimate to be made for the specimens 
and the actual average of the whole population, and 2.56 is a factor correspond ing to a 
I % probability that the di fference between the specimen estimate and the true average 
of whole population is greater than E,. The approx imate precision desired fo r the 
102 
Chapter 6: Stress-Strain Properties ofSn3.8AgO.7 Solder 
estimate must be prescribed. That is, it must be decided what maximum deviation , Er, 
can be tolerated between the estimate to be made from the test specimens and the 
average that would be obtained by measuring the whole population. 
The sample size required for the so lder j oint experiments was ca lculated based on the 
results from the copper test ing. With such a wide publi shed range of the Young's 
modulus i.e. 110 GPa to 125 GPa, the average Young's modulus of copper from the 
lite rature was assumed to be 11 7.5 GPa. Thus, the expected average va lue of 
experimentally calculated Young's modulus was 11 7.5 GPa, but the obtained va lue of 
Young 's modulus was 109.7 GPa. The difference between the average of publi shed 
values and the experimentally obtai ned val ue, 7.8 GPa is considered to be the 
maximum allowable error, Er, for calculation of sample size. The advance estimate of 
standard deviation ( 0".«, = 7.7) was also taken from the copper experi ment, which is 
presented in Table 6-1. Hence the req uired the sample size, 11, was estimated from Eq . 
6.4 to be: 
N = (2.56 7.7 )2 = 6.4 
., 7.8 
0 , in all of the subsequent so lder joint experi ments, 7 (i.e. the next largest integer 
number) specimens were tested. 
6.3 Tensile Test for Reflowed Bulk Solder 
This section di scusses the determination of the stress-strain properties for 
Sn3.8AgO.7Cu bulk so lder. This enables the compari son with the properti es obtained 
fo r small-scale so lder joints, which is d iscussed later in thi s chapter. 
6.3 .1 Specimen Fabrication and Mechanical Test 
In the fabrication of bulk so lder specimen, Sn3.8AgO.7Cu so lder paste was placed into 
a ceramic container with internal dimensions of 65 mm (length) x 10 mm (width) x 5 
mm (depth). This container with the so lder paste was reflowed in a planar T-TRACK 
reflow oven (Fig. 6-6). The oven is controlled by a computer program to follow the 
required reflow profi le fo r re fl ow soldering and the actual reflow profile used is shown 
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in Fig. 6-7. It shows the air temperature in the oven as well as the ceramic container 
temperature, which was measured using a thermocouple. The . . max 1I11llm al r 
temperature in the oven at dwell is 543 K, which resulted in the peak container 
temperature of 523 K. Since the ceramic container needs longer to heat up, more time 
is needed to achieve the required reflow temperature. The liquidus temperature for thi s 
so lder alloy is 490 K and the rellow time is 120 - 150 seconds as per the IPC/JEDEC 
J-STD-20C standards [118]. 
Fig. 6-6: Planer T-TRACK refl ow oven 
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Fig. 6-7: Temperature profile used to fabricate bulk so lder specimen 
As discussed in chapter 3, the cooling rate plays a very important ro le IJ1 the 
so lidificat ion of the so lder joint by affecting its microstructure. Generall y, in surface 
mount soldering, a cooling rate between 1-2 K/s is used. Therefore, the cooling rate 
used in the so lidification of the solder was about 1.5 K/s. To ach ieve thi s cooling rate, 
an external fan was used since the cooling rate achieved by the oven was insufficient. 
After the solid ifi cation of the so lder, it was carefu ll y ground to bring its size down to 
55 mm (length) x 7.5 mm (width) x 2 !Tun (thi ckness) as shown in Fig. 6-8 (a). ex t, 
the specimen was milled to a dog bone shape as shown in Fig. 6-8 (b) along with its 
final dimensions, which were measured using a vernier ca liper. These dimensions 
confo rm with the ASTM standard on tensile testing of metall ic materials [11 9). Finally 
specimens were poli shed using 800 grit paper, as shown in Fig. 6-8 (c) . 
105 
Chapter 6: Stress-Strain Properti es ofSn 3.8AgO.7 Solder 
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1-· ------------·1-.1 ~ 
55 111111 
(a) n Machined to dog U bone specimen 
I· 9mm ·1 
5 111111 
'---- 5 111111 
(b) 
(c) 
Fig. 6-8: Fabrication of bulk specimen: (a) ground spec imen after reflow; (b) final 
fabricated specimen; (c) actua l specimen after fina l polish 
6.3.2 Tensile Test Methodology 
The tensile tests for obtaining stress-strain data fo r the bulk solder were carried out 
using the same Instron MicroTester which was used for the copper specimen tensil e 
tests. The di splacement measurement wa achieved using an ex tensometer. Since the 
specimen was made of a single materi al, the measured exten ometer displacement 
(0",,) would directly give the deformation taking place in the solder material within 
the specific gauge length. As di scussed in Chapter 2, the apparent stress-strain 
properties of metals depend on the strain rate. In order to study thi s strain-rate 
dependency, a di splacement-controlled method of testing was adopted. In thi s method, 
a specific di splacement rate is applied, which results in a constant strain rate. The 
Instron Bluehill software gives a wide variety of control methods such as stress, strai n, 
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di splacement etc. for mechanica l testing. The di sp lacement rate in the MicroTester is 
controll ed by the di splacement of the actuator. In a tensile test three diffe rent 
di splacement rates were selected in such a way that the resulted strain rates do not fa ll 
into the creep regime. This was decided based on the time spent at the maximum sU'ess 
level (saturation stress) duri ng tria l tests. The three displacement rates were 0.005 
mm/s, 0.05 mOll s and 0.5 mm /s resulting in average strain rates of 0.00036 S·I , 0.0037 
S·I and 0.0357 S·I , respectively. Finall y, true stress-stra in data were calculated using 
Eqs. 2. 1 I & 2.1 2. For each strain rate 7 specimens were tested and the average true 
stress-strain data were ca lculated. 
6.3.3 Results and Discussion 
The experimentall y obtained true stress-stra in curves fo r the bulk so lder specimens at 
a strain rate of 0.00036 S·I are presented in Fig. 6-9 (a). These curves were not 
corrected after necking because softeni ng part of the stress-strain curve was not 
important in the comparison study. 7 specimens were tested and the average stress-
strain curve was obtained. The elastic palis of the stress-strain curves are very similar 
for all the specimens, while a slight scatter is observed in the hardening part of the 
plastic region. A ± 5 % spread in the data is observed at the beginning of the plasti c 
region, which decreases as plasti ci ty progresses. It is clear from the softening part of 
the stress-strain data that microstructural changes tak ing place in the so lder during 
plasti city have a majo r impact during thi s stage. Therefore, a notab le scatter of the 
stress-strain data is observed in thi s region. The true stress-strain data fo r other strain 
rates, i.e. 0.0036 S· I and 0.0357 S·I , are shown in Fig. 6-9 (b) and (c), respecti vely. It is 
obvious from these stress-strain data that the vari ations are similar to those observed at 
0.00036 S· I. Again, the elasti c parts of the stress-strain curve are (very) similar, while 
some spread is observed in the non-linear part of the stress-strain curve. However, 
from comparison of the stress-strai n data fo r the bulk materi al and the so lder joint, the 
scatter fo r the bulk so lder is lower with a max imum scatter of ± 5 % Lip to the end of 
the strai n hardening portion of the graphs, compared with 15 % fo r the joints. 
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Fig. 6-9: True stress-strain data fo r bul k refl owed so lder at strain rates: (a) 0.00036 S-I; 
(b) 0.0037 S-l ; (c) 0.0357 S-l 
The average stress-strain curves for the three strai n rates are shown in Fig. 6-10. As 
the strain rate increases the maximum load carry ing capac ity of the so lder increases. 
The effect of the stra in rate on the stress-strain behaviour of the bulk so lder materia l is 
considered in terms of the Young's modulus, yie ld s tress and ultimate strength . In 
experiments with the bulk so lder, the displacement measurement was good enough 
to capture suffic ient data below the proportionality limit so that the Young's modulus 
can be calculated. The change in the apparent Young's modulus with strain rate, 
calculated according to ASTM standards [25], is demonstrated by Fi g. 6-11 . It 
increases approximately linearly in proportion to the log stra in rate. Since there is no 
di stingui shable yield point fo r the tested so lder alloy, it is calculated based on the 
offset method recommended by the ASTM standard. The variation of both the yield 
stress (YS) and the ul timate tensil e strength (UTS) is shown in F ig. 6-1 2. T his 
demonstrates that both the YS and the UTS increases nearly linearl y w ith the applied 
strain rate, which is a common fea ture in metals. 
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6.4 Tensile Testi ng of Small -Scale Solder Join ts 
In order to obtain the material properties of actual solder joints, tensile experiments 
were carried out for reflowed small-sca le Sn3.8AgO.7Cu solder joint specimens. These 
experimental results make it possible to compare the properties obtained for small-
scale solder joints and bulk material manufactured using similar fabrication processes 
and analyse the factors contributing to variations. In this section, the fab ricat ion of 
small-scale solder joint specimens and their properties measurement results are 
di scussed. 
6.4.1 Specimen Preparation for the Tensile Tests 
To obtain the stress-strain properties of the solder joint, the same commercial so lder 
paste, containing Sn3.8AgO.7Cu powder was used to fabricate small-scale so lder 
joints. The so lder particle size ranged fTom 25 I-Im - 45 1lIl1, and the paste contained a 
rosin flux. Flux is used to clean soldering surfaces and remove any oxide layer present 
to promote good wetting. The paste is specia ll y designed for surface mount so ldering, 
and is therefore suitable for fabrication of small-scale so lder joints. The solder joints 
were formed in a gap between two C l 03 copper substrates to ensure both rel iable 
bonding with the so lder and rigidity for subsequent mechanical tests. In the 
experiment a I mm thick copper sheet was used and cut in to pieces 60 mm x 17 mm, 
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as shown in F ig. 6-1 3 (a) . To create a small-scale so lder joint in the copper piece, a 
slot was cut using a low-speed saw that is illustrated in Fig. 6-14. The low speed saw 
has a diamond cutting wheel with th ickness 0.3 mm, which results in an approx imate 
average gap of 0.34 ± 0.015 mm. The slot was cut to a depth of 14 mm to avo id 
separation of the copper piece into two parts. With thi s method it is eas ier to ma intain 
the paralle li sm of two substrates after fabri cation of the specimen. Having created the 
slot, one side of the copper was covered with a high-temperature tape. Then the so lder 
paste was placed in the gap, the high temperature tape keeping it inside the gap. Thi s 
copper piece, with the so lder paste in its gap, then had the so lder joint created using 
refl ow soldering. 
To reflow the so lder, the Planer T-TRACK (Fig. 6-6) refl ow oven was agai n used. 
Figure 6-1 5 shows the profi le used for the fab rication of solder joi nts. In this case, the 
oven air temperature profi le is s lightly different from the previous pro fil e (Fig. 6-7). 
Since the copper substrate heats up very qu ickly, the lag of the specimen temperature 
by oven air temperature was considerabl y small. Therefore, the max imum oven 
temperature in thi s pro fil e was 523 K as compared to 543 K in the previous profi le, 
and similar temperature profi le was obtained fo r specimen as that used fo r the bul k 
specimen fabri cation. 
60mm 
/. ./ 
Gap - 0.34 mm 
14 mill 
Fig. 6- 13: Solder joint specimen fabricat ion: (a) dimensions of the copper pieces used; 
(b) an actual sample after reflow 
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Fig. 6-14 : Buehler ISOMET low speed saw 
[n thi s fabr ication process a cooling rate of about 1.5 K/s was used, which is similar to 
that used fo r fa brication of the bulk so lder specimens. An actual specimen after refl ow 
is shown in Fig. 6-1 3 (b) . After the so lder j oint was fabricated, the sample was 
carefully hand ground to remove any ex tra so lder that had spread over the copper 
surface and a planed (ground) specimen as shown in Fig. 6-1 6 (a) was obtained. Then 
the planed specimens were cut to a width of [0.5 mm using the low-speed saw (Fig. 6-
16 (b)). The specimens were finally poli shed using 800 grit paper on all sides to make 
them ready for mechanical testing. The final dimensions (60 mm x 10.5 mm x 0.95 
mm) of the polished spec imens (Fig. 6- 16 (c)) were measured using a ve rnier caliper. 
The so lder joint gap length of each specimen was measured using a SIM universal 
optical measuring machine. Three measurements each on either side of the specimen 
were taken across the width of the so lder joint. An average (0.34 ± 0.01 5 mm) of these 
measurements was considered as the gap length of the solder joint in the strain 
calculations. The spec imens were fabri cated in batches of 7 and these were stored at 
room temperature. Finall y, these specimens were tensil e tested within two days of 
their fabricati on. 
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Fig. 6- 16: Preparation of solder joint specimen: (a) ground specimen after reflow; (b) 
final fabricated specimen; (c) actua l specimen after fina l polish 
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As for the bulk solder, the tens ile tests were carried out for three different 
di splacement rates. The di splacement rates were selected in such a way that the 
resulting stra in rates do not fall into the creep regime. This was decided based on the 
time spent a t the maximum stress level (saturation stress) during tri a l tests. The 
di splacement rates used were 0.005 mm/s, 0.05 mm/s and 0.5 mm/s, which resulted in 
average strain rates of 0.00075 S·I , 0 .004 S·I and 0.0 13 S· l The load measurement was 
obtained di rectly from the load transducer, while the displacement measurement 
technique used in the experiments was explained in the previous section 6.2.2. Thus, 
for each specimen its load-displacement relationship was measured and engineering 
stress-strain data was calculated. Finally, true stress-strain data were calculated using 
Eqs. 2. 11 & 2.12. For each strain rate 7 specimens were tested and the average true 
stress-strain data were ca lculated . 
6.4.2 Results and Discussion 
The experimentall y obta ined true stress-strain curves for the small-scale 
Sn3.8AgO.7Cu solder jo ints are presented in Fig. 6-1 7 for an average strain rate of 
0.00075 S·I. An average for the 7 specimens is also presented in the same fi gure. It is 
c lear from the stress-stra in data tha t even though the dimensions and conditions of the 
fabrication process for solder joints were the same, the specimens have di ffe rent 
responses for the same testing conditions. The elasti c parts of stress-strain curves are 
similar, but the curves start deviati ng at the beginning of the plastic region, which is 
evident from Fig. 6-17 (a). The spread in the stress-stra in curves with regards to the 
average has a maximum magnitude of ± 12 % in the earl y part of the plastic region and 
it decreases to ± 3 % toward the end of the test. The true stress-strain data for strain 
rates of 0.004 S·I and 0.013 S·I are given in Figs. 6-1 7 (b) and (c), respecti vely. These 
stress-strain data exhibit similar characteri stics to those observed for the lower strain 
rate (0.00075 S· I) . Of the three stra in rates, the data scatter is highest fo r 0.004 S·I with 
± 15 % deviation from the average, which is nearl y constant unlike in the case of the 
strain rate of 0.00075 S·I . The lowest deviation, ± I I %, is observed for the higher 
strain rate of 0.01 3 S· I. To understand the reason for the large scatter in the stress-
strain data, a microstructure study di scussed later was conducted for the tested solder 
joint specimens. 
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Fig. 6- 17: True stTess-strain data for tensil e tests on so lder joints: (a) at a strain rate of 
0.00075 S-I; (b) at a strain rate of 0.004 S-1 ; (c) at a strain rate of 0.0 13 S- 1 
A comparison of the averaged stress-strain data was carried out for the three different 
strain rates and is presented in Fig. 6- 18. Since the stress-stress curves for the so lder 
material are dependent on the strai n rate, an increased strain hardening is exhibited by 
the lead-free Sn3 .8AgO.7Cu solder joints for the increased strain rate. Under hi gh-rate 
loading, the time for any crystallographic defonnation diminishes, resu lting in an 
increased load necessary for the so lder joint failu re. The characteristi cs of the averaged 
stress-strain curves are very much the same, but the strain rate has an effect on the 
important parameters of the mechanical behaviour i.e. apparent Young' s modulus, 
yield stress and ultimate tensile strength. The deformation of the so lder exceeds the 
proportionality limit at low stresses/strains, making it difficult to capture enough data 
for accurate Young 's modulus ca lculation. Therefore, onl y the plastic parts of the 
stress-strain curves were focused on in the analysis. The yield stress and the ultimate 
tensile strength were calculated for each strain rate, and their variation with the strain 
rate was studied. The estimation of the yie ld strength was based on the stress offset 
method [25]. Figure 6-1 9 shows the effect o f strain rate (logarithmic scale) on both the 
yield stress and the ultimate tensile strength . As expected both parameters increased 
with the strain rate, and the variation is proportional to the log of the strain rate. 
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6.4.3 Parameter Determination for the Johnson-Cook Model 
Based on the experimental stress-strai n data for the three different strain rates, a 
constitutive equation can be fitted to the experimental data in order to account for the 
strain rate dependent mechanical behaviour. As di scussed in chapter 2, the lohnson-
Cook constituti ve model is commonly used for metals and alloys to mode l the rate 
dependent plasticity [38, 40, 41]. The general form of this model is given by Eq. 2.30. 
Therefore, using the average stress-stra in data for three different strain rates, 
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parameters for the l ohnson-Cook constitutive equation were determined. This 
constitutive equation can include the effects of strain hardening, strain rate 
(viscoplastic behaviour) and temperature. However, the experiments were carried out 
onl y for room temperature conditions; therefore, temperatu re effects are neglected. 
The determined parameters, which can describe the plastic part of the stress-strain 
curve, are presented in Table 6-2. Us ing these parameters, a compari son of the stress-
strain curves predicted by the Johnson-Cook equation with the experimental ones was 
made. Figure 6-20 shows thi s comparison for strain rate of 0.00075 S·I , and these 
curves match well. The comparison of experimental and predicted plasti c stress-strain 
curve for strain rates of 0.004 S·I and 0.0 13 S·I are shown in Figs. 6-21 (a) and (b), 
respectively, and these al so compare well . Hence, using these parameters in the 
Johnson-Cook equation, stress-strain curves for so lder joints can be successfully 
predicted for strain rates which are above the creep regime. 
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Table 6-2: Johnson-Cook parameters for Sn3.8AgO.7Cu solder 
B 
95 
0 0.01 
Cl 
0.0897 
- Experiment 
I- JC-FlT 
0.Q2 
Plastic strain 
n 
0. 185 
0.03 
to 
0.004 
0.04 
Fig. 6-20: Comparison of stress- plastic strain curve for a strain rate 0[0.00075 S·I 
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6.5 Comparative Study of Stress-Strain Properties 
Having measured the stress-stTain behaviour for both small-scale solder joints and 
bulk so lder, a comparison was carried out. The compari son of the yield stress for the 
two types of solder specimens is illustrated by Fig. 6-22 in semi-logarithmic 
coord inates. It is evident from the comparison that the so lder joint yield strength is 
more than twice that of the bulk so lder. The graphs show slight divergence as the 
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strain rate increases due to a higher strain rate sensitivity for the solder joints. Si milar 
observations can be made fo r the comparison of the ultimate tensile strength (Fig. 6-
23), where the tensile strength in the so lder joints is higher by a factor that is slightly 
less than 2. 
The comparison of averaged stress-strain curves indicates that in the case of small-
scale so lder joints, strain softening is hard ly present. Unlike the reflowed bulk so lder, 
the fabricated so lder joints have copper substrates on either side, which are still in the 
elastic state and constrain the solder joints from plastic deformation. Therefore, during 
the tensi le testing the so lder joints fai led without showing significant stra in softening. 
In order to understand the higher solder joint properties over bulk so lder, the size and 
microstructure effect studies were conducted. Therefore, the fo llowing section 
di scusses the effect of size and constraints on the so lder material properties. 
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Fig. 6-22: Comparison of average yield stress for so lder j oi nts and bulk so lder 
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6.5.1 Effect of Size and Constraints 
The effects of size and constraints on the solder joint were studied using finite element 
simulation of the tensile tests on the fab ricated so lder joints . In the fi nite element 
analysis 1/81h of the fabricated so lder joint specimen was considered, as shown in Fig. 
6-24. A paranletri c model of the geometry of the I /81h of the so lder j oint specimen was 
bui lt. The gap (g), wh ich represents the ax ial s ize of the so lder joint between the two 
copper substrates, was varied along wi th the length (L) of the specimen to keep the 
gap to length ratio (g/L) constant for all geometries of the joint. With thi s approach the 
effect of the size of the so lder joint, due to varying gap to thickness (g/t) ratio, could 
be snldied. The gap was varied between 0. 15 mm and 1.5 mm . Since the gap is small 
compared to the total length of the geometry, capturing the stress fi e ld in the so lder 
joint was di ffi cult with the full model. Therefore, the analysis was carri ed out in two 
steps. In the first step, a full -model analysis with a coarse mesh was carried out in 
order to obtain the di splacement fi eld for the submodel used in the second step. In thi s 
step a sub model of the fu ll FE model, which is shown in Fig. 6-25, was built with a 
high mesh density near the so lder joint, wh ich is the area of interest. The cut plane for 
the submodel was chosen so that it is suffic iently far from the so lder joint and does not 
affect the developing stress fi eld in it. The di stance of the cut plane from the transverse 
symmetry plane used is illustrated in Fig. 6-25. 
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In the fini te e lement analysis, the solder jo int was modelled using the homogeneous 
bul k solder materi al properti es as measured for the strai n rate of 0.00036 S·I . A 
compari son of the experimental and simulated stress-stra in curves is presented in Fig. 
6-26. The simulated stress-strain curve was created using the multi-linear isotropic 
hardening materi al model due to the monotonic uniax ial tensil e loading. The copper 
substrate was mode lled as linear elasti c wi th a Young's modulus of 11 0 GPa and 
Poisson's ratio of 0.343. 
The fi nite-element modelling was perfo rmed using 8-noded 3D hexahedra l structural 
so lid elements. The mesh used for both full and sub models with a so lder joint gap of 
0.35 mm is illustrated in Fig. 6-27. The symmetry boundary conditions used in the full 
model and submodel are shown in Fig. 6-25 . The di splacement boundary condit ion 
was applied at the far end-face of the full model (Fig. 6-25) and the value of the 
applied di splacement is such that the max imum total equ ivalent strain induced in the 
so lder jo int is about 11 %. This value is selected so that the ultimate tensi le stress of 
(32.6 MPa measured) for the strain rate of 0.00036 S· I was achieved in the solder jo int. 
After the full model is analysed, the di splacements are extracted at the cut plane and 
applied to the submodel along with the synunetry boundary conditions. 
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Fig. 6-26 : Ex perimental and simulated stress-strain curves for the so lder j o int 
124 
Chapter 6: Stress-Strain Properti es of Sn3.8AgO.7 Solder 
(b) (c) 
Fig. 6-27: Meshes used in the FEA: (a) full model; (b) zoomed view of full model; (c) 
zoomed view for submodel 
The stress distri bution in the solder joint for the two extreme gap lengths, 1.5 mm and 
0.15 mm, are given in Fig. 6-28 and 6-29, respecti ve ly. For the solder joint gap of 1.5 
mm, the equivalent stress is max imum at the center of the so lder joint (i.e. on the 
symmetry plane) and diminishes towards the joint interface. The equi va lent stress 
di stribution in the 0.1 5 mm gap solder joint is quite dif ferent, with the max imum stress 
at the interface between the so lder joint and copper. The compari son of equiva lent 
stresses fo r these two ex treme gap lengths illustrates the effect of the size of the so lder 
joint. As the gap length increases, the plasti c deformation taking place in the solder 
joint is less restri cted by the copper substrate, which is in the elastic state. However, as 
the gap length decreases, the space available to accommodate the same amount of 
plastic deformation in the so lder j oint decreases and the copper plates constrain the 
transfer of thi s plastic deformation. The size effect on the so lder joint is studied by 
calculati ng a dimension less facto r, S: 
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Fig. 6-28: Equ ivalent stress distribution i.n the solder j oint with a 1.5 mm gap length 
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Fig. 6-29: Distri bution of equi valent stresses in the so lder joint with a 0. 15 mm gap 
length: (a) on the symmetTY plane; Cb) at the interface 
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6.5 
where a" is nonnal stress (applied load di vided by the area of the solder joint) and a e 
is the equivalent stress. The size effect can be better explained by considering the 
vari ation of S with the gap to thick.ness ratio (gl /) as illustrated in Fig. 6-30. As the gap 
length decreases, the size effect becomes more prominent, resulting in an increased 
normal stress being required to induce the same strai n in the so lder joint. Thus, the 
apparent strength of the so lder joint is artificia ll y increased. The size effect also causes 
a change in the stress state in the solder joint. During plastic or creep deformation, the 
materi al tends to keep its vo lume constant. Since the plastic flow in the direction of the 
substrate is restricted, the solder joint shrinks in the latera l direction result ing in a 3D 
stress state. This can be better explained by considering a triaxiality ratio, R" that can 
be given as [ 120]: 
6.6 
where a" is the vo l ume average of hydrostati c stress in the solder joint and, am is the 
volume average of von Mises (equivalent) stress in the so lder joint. The stress 
triaxiality versus gap to thickness (gl /) ratio is shown in Fig. 6-30. As the gap length 
(g) decreases the hydrostatic stress in the so lder joint increases, due to the constraining 
effect in the loading direction and the Poisson's effect in the lateral direction. 
There fore , even though loading is llniaxial , in the small-scale solder joints the stress 
field becomes triaxial due to the size effect, but as the gap length increases the 
triaxility decreases. 
The sIze effect on the apparent so lder material properties was confirmed 
experimenta lly by conducting further tens ile tests with a solder joint gap of 1.1 mm. 
The specimen preparation, di splacement measurement teclmique, and test conditions 
are exactl y the same as those described fo r the solder joint gap of 0.35 mm. A 
comparison of the yield stress and the ultimate tensile strength are made for the two 
different so lder joints (0.35 mm and 1.1 mm) and bulk so lder. Figures 6-3 1 and 6-32 
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demonstrate thi s compari son for solder joints and bulk solder for three differen t strain 
rates. The vari ation of the yield stress and ultimate strength are nearl y li near for a 
logarithmic strain rate scale. It is evident from these graphs that the stress-strain 
propel1ies for solder joints with the 1.1 mm gap lie between the properties of the bulk 
solder and the solder joints with the gap of 0.3 5 mm. This is consistent for all three 
strain rates. Therefo re, as the gap of the so lder joint decreases, its apparent yield stress 
and ultimate strength increase. The comparison study al so indicates that the propert ies 
of so lder joints with sufficiently large gaps converge towards the properties of the bulk 
so lder. 
The contribution of the joint size to the increased tensile materia l properties of the 
so lder compared with bulk solder is also studied. It is explained by considering the 
ultimate tensile strength of solder joints and the bulk solder at the strain rate of 
0.00036 S·I . Table 6-3 presents an analysis of size effect on the so lder material 
properti es. From Fig. 6-30, the percentage contribution of the size effect to the 
increase in the strength of the so lder joint above that of bulk material can be 
determined for a specific gap to thickness (gl l) ratio. For example, for a given ratio of 
gl l , S is determined from gl r vs. S graph, and «S-I )x 100) gives the percentage 
contribution from the size of the so lder joint, which is given in the fourth column of 
the Table 6-3 . Table 6-3 shows the increase in strength cannot be explained only by 
the size effect. The reminder of the increase is attributed to the different microstructure 
of the joints, a fu rther discussed in the fo llowing section. 
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Table 6-3 : Siz e and microstructure effect on solder material properties 
Solder Ultimate r ncrease above Size effect, Microstructure 
type strength (MPa) bulk solder (%) [(S-I ) x lOO] (%) effect (%) 
Bulk 32.8 
1.1 mm 44.6 36 15 2 1 
0.35 mm 59.1 80 50 30 
6.5.2 Microstructure Effect 
In the above section the size effect on the material properties of the so lder were 
di scussed. The microstructure of the solder joint a lso has an effect on its materi a l 
properties. Table 6.3 also presents the effect of mic rostructure on the solder material 
properties. For example, fo r a so lder joint with a gap of 0.35 mm, the increase in the 
UTS above bulk solder for the 0.00036 S·I strain rate is 80 %, out of which 50 % can 
be explained due to the size effect. The remaining effect (30 %) therefore comes from 
the differences in the microstructure between the so lder joint and bulk so lder. This 
microstructure effect is separated using the results of the FE analysis, which is based 
on the assumption of homogeneous so lder material properties, and does not inc lude 
the properties of different constituents of the microstructure such as Sn-dendrites, the 
eutectic phase, and any intermetallic compounds (IM Cs). 
In order to study the microstructural differences between the bulk so lder and so lder 
joint, reflowed specimens were selected. These specimens were cut into an appropriate 
size and co ld mounted using an epoxy resin for metallographic analysis. The reason for 
using co ld mounting is that the low curing temperature in co ld mounting avo ids any 
changes to the so lder microstructure. Once mounted, the samples were ground on a seri es 
of poli shing papers with increas ingly finer grits, 200, 400, 800, 1200, 2500 and 4000, 
which indicate the size of the abrasive part icle. These ground samples were then polished 
using standard meta ll ograph ic techniques on 0.5 flm size pol ishing cloth using dia mond 
slurry. Final poli shing of the samples was done on a co lloidal sili ca pad using 0.05 flm 
particle size colloidal silica slurry for 2 minutes. This exposed the intermeta ll ic 
compounds and grains present in the solder. 
Figures 6-33 (a) and (b) present bright fi e ld images of the microstructure of an as 
re flowed solder joint on a copper substrate that typ icall y consists of Sn-dendrites, the 
eutectic phase and intermetallic compounds. The microstructure of the re fl owed bulk 
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solder shown in Fig. 6-34 cons ists predominantly of Sn-dendrites and the eutectic 
phase. The Sn-dendrites in the bulk solder are large compared to those in the solder 
joints. The overall compari son of microstructures al so shows that the fraction of the 
eutectic phase is higher in the bulk solder. Unlike in the solder joint, CU6Sn; 
intermetallic compounds are hardl y present within the bulk solder, due to the absence 
of di ssolution of additional copper in the molten solder during reflow. In addition, 
there is no intermetallic layer in the bulk solder due to the absence of a substrate, as 
shown in Fig 6-33 (b). Ag3Sn intermetallic compound is also more common in the 
solder joints than in bulk so lder. Grains of Sn are observed both in the bul k so lder and 
the so lder joint, but they are larger in the bulk solder. Thus, the microstructure of the 
solder joint is comparatively finer than that of the bu lk so lder. Since the microstructure 
also depends on the cooling rate, the same cooling rate was used for both cases during 
so lidification, however the di screpancy could be due to the diffusion of copper into the 
solder from the substrate which alters the composition of the so lder joint. It is well 
known that a finer microstructure improves the material properties of so lder materi a ls 
[121 - 123]. Therefore, the differences in the microstructures between the so lder jo int 
and the bulk solder also contribute to the increased tensile materi al properti es of the 
solder joints a long with the joint size effect. 
As discussed earlier, there is also a significant scatter, as high as 15 %, in the 
measured stress-strain properties of the solder joints. To understand thi s scatter, 
microstructure studies of the tested solder joints were carried out. The specimens that 
demonstrated the highest and lowest strength were selected from each strain rate 
tensile test population. All these specimens were cut using the low speed saw, cold 
mounted and polished as explained before. As demonstrated in thi s section, as well as 
by various other researchers, as the size of the solder joint decreases, the material 
properties are largely controlled by the microstructure developed during its 
solidification process [113 , 122, 123]. The chemical composition of the so lder material 
can also change due to diffusion processes during reflow. In addition, due to the small 
vo lume of the so lder joint, defects such as vo ids may also play a significant role. For 
example loca l reduction in cross-sectional area of the solder joints may occur due to 
the formation of vo ids. 
131 
Chapter 6: Stress-Strain Properties ofSn3.8AgO.7 Solder 
Copper substrate 
• 
Solder jo int 
25IJm 
(b) 
Fig. 6-33: Microstructure of small-scale so lder joint: (a) inside so lder joint; (b) at the 
interface between substrate and solder joint 
The microstructure study of the so lder joints was carried out using an optica l 
microscope with both bri ght-field and polarised light. The polarised light was used to 
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visuali se grains in the so lder joints. The microstructure of the strongest solder joints 
showed that these consisted of very few (1-4) grains. Some of these solder joints 
compri sed of a single grain and in such cases the so lder jo ints behave as a single 
crystal material. The microstructure of the solder joints were studied over their entire 
area. However, microstructures are presented onl y for two locations, since the entire 
area could not be covered in a single image from the microscope. The locations 
selected and loading direction for the strongest solder joint (SS) are illustrated in Fig. 
6-35. The bright-field image of the microstTucture of this solder joint for location U I 
is shown in Fig. 6-36. The microstructure typically consists of p-Sn dendrites 
surrounded by the eutectic phase. A few voids were also observed in the so lder joint, 
which reduce the effecti ve load carrying area, and also these become the locations of 
stress concentration. One important observation made was that the p-Sn dendrites in 
the microstructure are approx imately oriented along the direction of loading, which 
helps the solder joint to withstand higher loads [110, 124]. A similar microstructure 
was also observed at location U2 of the solder joints, for which a typical example is 
illustrated in Fig. 6-37. 
Fig. 6-34: Microstructure of re flowed bulk solder 
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The microstructure of the weakest solder j oint for each strain rate i.e. S4, S 15 and S2 1 
exhibited a higher number of grains as compared to the strongest lot, with between 10 
and 20 visible over the sample face studied. Figure 6-40 illustrates the microstructure 
in the vicini ty of a grain boundary. Under polarised light the grains with different 
orientations can be di stinguished and three different grains are visible in Fig. 6-38 (a). 
In Fig. 6-38 (b), the microstructure near the boundary between grains I and 2 clearl y 
demonstrates that the orientation of Sn-dendrites in grain 2 is along the loading 
direction, whi le in grain I it is approximately at an angle of 45° to thi s direction. 
Similarl y different orientations of Sn-dendrites are observed at the boundary between 
grains 2 and 3 (Fig. 6-38 (c)). Figure 6-39 shows the orientation of Sn-dendrites at 
grain boundaries at another location within the same solder joint; in thi s case the Sn-
dendrites are much shorter. The presence of such grain boundaries, along with 
different gra in ori entations, results in the lower load carrying capaci ty of such joints. 
-----
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jo int 
Load 
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.. 
.-----
I I 
~ , 
Microstructure 
study locat ion 
Load 
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Copper 
Fig. 6-35 : Location used for microstructural study 
Comparison of the microstructures of the strongest and weakest so lder joints showed a 
vivid di fference in microstructure. Although the main features of the microstructure 
are the same, the number of grains and o rientation of Sn-dendrites in them are very 
different. It has been shown that a single grai ned so lder joint with Sn-dendrites 
ori entated along the direction of loading had the highest tensile strength . A higher 
134 
Chapter 6: Stress-Strain Properties ofSn3.8AgO.7 Solder 
number of grains m the so lder joint resulted in an increased effect of the gram 
boundaries with Sn-dendrites changing their orientations with regard to the loading 
direction, thereby reducing the strength of such joints. Hence, the difference in solder 
joint microstructure could have contributed to the wide scatter in the stress-strain data. 
Even though so lder joint specimens are carefully fabricated and selected for testing, 
such a preliminary microstructure study was not possible for selecting samples for the 
testing procedure. Thus, the average stress-strain curve of the 7 samples per strain rate 
was calculated and considered as a representative material behaviour of the so lder 
joints at that strain rate. Comparisons of microstructure between as reflowed and 
tested so lder joints were al so made. However, due to the lower levels of so lder joint 
deformation (about 15 flln ), there was no significant difference in the microstructure . 
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Fig. 6-36: Bright-field images of microstructure of strongest solder joint at location V I 
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Fig. 6-37: Bright-field images of microstructure of strongest solder joint at location U2 
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(a) 
• I Loading direotion 
, 
Grain I 
Fig. 6-38: Microstructure of weakest solder j oint under polari sed li ght: Ca) general 
view; (b) and Cc) grain boundary areas 
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Fig. 6-39: Microstructure of weakest solder jo int under polari sed li ght: (a) general 
view; (b) grain boundary; (c) microstructural features 
A microstructure of the tested solder jo ints was also compared with that of solder 
joints in the chip resistor assembly fab ri cated with the same refl ow conditions. Figure 
6-40 shows the microstructure of one of the so lder j oints in the sectioned chip res istor 
assembly. The microstructure is similar to that observed for the tested so lder jo ints, 
with it consisting of Sn-dendrites, eutecti c phase and CU6Sn; intenneta llic compound. 
As shown in F ig. 6-40 (c), Sn-grains are also observed in the chip resistor so lder joint. 
Thus, due to the similarity in microstructure between the tested so lder joints and the 
solder joints in the chip resistor assembly, the use of experimentall y determined so lder 
joint material properties in the future FE simulation of surface mount assembly is 
justified. 
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Fig. 6-40: Microstructure of a solder joint in a chip resistor assembl y: (a) general 
view; (b) zoomed view; (c) grain structure 
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6.6 Summary 
In thi s chapter the tensile material properties of Sn3 .8AgO.7Cu solder alloy were 
di scussed. Those properties were determined experimentally for both a small-sca le 
solder joint (gaps of 0.35 nun and 1.1 mm) and the reflowed bulk solder. The tensile 
experiments were calTied out for three different strain rates. The obtained stress-strain 
data for the solder joints showed a wide range of scatter, as high as 15% about the 
averaged data, while the data in the buLk so lder showed only a 5 % scatter. Greater 
strain hardening was observed at the higher strain rates in both cases. This result is in 
line with observations made by other researchers for lead-free so lders with different 
compositions [125-127]. However, comparison of the stress-strain data for the so lder 
joint and the bulk so lder showed sign ificantly increased apparent tensile properties for 
the former. The stud y of the reasons for thi s increase in compari son with the bulk 
solder revealed the contribution of size and microstructure effect on the so lder material 
properties. As the size of so lder joint decreases the plasti c deformation taking place in 
the so lder jo int is constrained by the sti ffer copper substrates, which are in the elastic 
state. This constrainjng effect of the copper results in a 3D stress state in the so lder 
joint even though the specimen was loaded un iaxia ll y. The extent of the size effect on 
the materi al properties of the solder joint was determined with the help of finite-
element analysis for the specific range of the gap to thickness ratio (gl f) that covers the 
experimental case. Microstructure stud ies of both the so lder joints and the reflowed 
bulk so lder illustrated that the so lder joint has a finer microstructure than the bulk 
solder. It has been we ll establi shed that a finer microstructure improves the material 
properties; a similar effect was observed by comparing material properties of the bulk 
solder and the so lder joint. With the help of the finite-element analysis the effects of 
the size and microstructure were separated, and the size effect can be quantified for the 
given solder joint gap. Further, the microstructure effect includes the effect of Sn-
dendrites, the eutectic phase, the volume faction of [MCs, and the intermetallic layer. 
The intennetallic layer and IMCs in the so lder joint contri bute most to the 
microstructure effects. Finally, a conclusion can be made from the tensile experiments 
that the strength of the so lder joint is the result of a supel-pos ition of material 
properti es of the bulk solder, the size of the so lder joint and the effect of 
microstructure. 
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7. Creep Properties of Sn3.8AgO.7Cu Solder 
As discussed in chapter 4, damage due to ti me-dependent deformation or creep is one 
of the major reliabi li ty concerns for solder joints operating with cycli c vari ation of 
temperature. Even room temperature (294 K) is high with regard to the melting point 
and should be treated as an elevated temperature for solder alloys. As di scussed in 
chapter 6, the stress-strain properties of so lder joints are predominantly size- and 
microstructure-dependent. Therefore, in thi s chapter the determination of creep 
properties for solder joints under conditions that correspond to their actual application 
under both tensile and shear loading is di scussed. The chapter also presents the 
calcu lation of creep parameters fo r a model fitted to the experimentall y obtained creep 
properties and comparison of the solder joint creep data with the data for bulk so lder. 
7.1 Introduction 
Due to the high homologous operating tem perature, most of the solder joint 
deformation in service environments occurs by creep as di scussed in section 4.2 .2. 
Accurate material data is crucial to allow modelling of the creep behaviour of so lder 
joints using the finite e lement method. Commonly in modell ing of so lder Goint) creep 
behaviour, only the steady-state strain rate is considered since it contributes a major 
proportion of the creep strain as was di scussed in section 2.3.2. However, published 
materi al properties data is sparse fo r lead-free solders, such as the commonly used 
SnAgCu alloys, due to their recent introduction into electronic applications. 
The creep properties for lead-free SnAgCu solders can be detenmined easily fo r the 
bulk so lder, but as demonstrated in the previous chapter, the tensil e materi al properti es 
of an actual solder joint are strongly dependent on its size and microstructure. 
Therefore, the use of creep data for bulk so lder in the modelling of the creep behaviour 
of so lder joints may result in an inaccurate representation of the real fi eld behaviour. 
Generall y solder joints are subjected to shear loads due to the relati ve di splacement 
between a component and PCB during cyclic temperature changes. Pang et al. [1 28] 
carried out creep tests fo r Sn3.8AgO.7Cu solder for a wide range of temperatures and 
stress levels, however these tests were conducted on bulk so lder and at stress levels 
above 5 MPa under tensile loading. They also showed that the von Mises stress 
transformation applies quite well for tensi le and shear loads. However, the 
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appli cabi lity of the von Mises criteria to SnAgCu so lders is not fu ll y estab li shed. 
Dusek et al. [129] and Zhang et al. [47] determined the steady-state shear strain rate 
for a lap solder joint of Sn3.8AgO.7Cu and Sn3.9AgO.6Cu solder, respectively. Dusek 
et al. used a reflow and water-quenching process to fabricate their specimens, whi lst 
the process ing conditions were not mentioned for Zhang et al. Even though the 
compositions of the so lder alloys were nearly the same, the curves of steady-state 
shear strain rate against shear stress had an order of magnitude difference between 
Dusek et 01 and Zhang et al. A creep test for a lap so lder joint was al so carried out by 
Morri s et al. [130] , which di splayed a similar trend to that observed by Dusek et al., 
but with a higher steady-state strain rate. Thus, the previous creep studies showed that 
the creep behaviour for common SnAgCu solder alloys can vary sign ificantly even 
though their compositions are similar. In addition, due to the dependency of creep 
properties of the so lder joint on its microstructure, the processi ng conditions play an 
important role. However, these processing conditions are not always clearly described 
by the researchers. Therefore, in thi s chapter, experiments carried out to determine the 
steady-state creep behaviour of so lder joints with a structure relevant to real-life 
applications are di scussed. The specimen fabricat ion processes, such as the reflow 
profile and cool ing process, are similar to those used for actua l surface mount 
applications. These creep experiments were carried out for both tensile and shear 
loading conditions. The steady-state strain rates for both types of load are compared 
with those obtained for the bulk so lder. After thi s comparison of the steady state-strain 
rates, creep data based on the lowest and highest creep resistance demonstrated in the 
experiments are used for creep modelling using FEA. 
7.2 Tensile Creep Test of Small-Scale Solder Joints 
The dimensions and fab rication procedure for the so lder joints used in the creep tests 
were exactl y the san1e as in the study of stress-strain propel1ies described in 6.4.1. The 
same Instron experimental setup was also used together wi th the high precision Instron 
2630-1 00 series ex tensometer for the di splacement measurement. 
7.2.1 Creep Test Procedure 
Creep is a time-dependent deformation phenomenon. Thus, the creep strain is 
measured as a funct ion of time for an applied constant load at constant temperature. 
Creep tests are usually long-term experiments to include all three stages of creep -
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primary, steady state (secondary) and tertiary creep, as outlined in Fig. 2-9. The effect 
of primary creep on reliability is not fully understood, and secondary creep behaviour 
is most widely used in reliabi lity studies, since secondary creep is usually the longest 
stage in the creep domain. The presence and prominence of all three stages in the 
creep curve depends on the stress level at which the creep test is being conducted. 
Generall y, stress levels of 20 %, 40 %, 60 % and 80 % of the yield stress are 
considered appropriate [20]. However, in creep tests at a normal stress of 15 MPa (36 
% of yield stress), the deformation of the solder joint was so small that it couldn ' t be 
recorded using the extensometer during measurements made over 8 hrs and wi th a 
resolution of 0.2 Ilm. Therefo re, the creep tests for tensi le load ing were carried out at 
normal stress levels of20 MPa, 25 MPa, 30 MPa, 35 MPa and 40 MPa, which resulted 
in equiva lent stress levels of 13 .3 MPa, 16.7 MPa, 20 MPa, 23.3 MPa and 26.7 MPa 
respectively in the so lder joint. These equivalent stresses were calcula ted considering 
the size effect di scussed in Section 6.5. 1 and presented by Eq. 6.5. The resulting 
equi va lent stresses represent 3 1, 39, 47, 55 and 63 percent of the yie ld stress of the 
so lder joint, which, as shown in 6.4.3 , is 42.5 MPa. All creep tests were carri ed out at 
room temperature, and a temperature of 295 K ± 2 was maintained throughout the 
experiments to avoid any effect of temperature. 
Before a creep test was carri ed out fo r the so lder joint specimens. a copper strip as 
shown Fig. 6-2 was tested in creep at a stress of 40 MPa to determine if there was any 
creep deformation in the copper. However, no creep was found , indicating that the 
copper would be defo rmed onl y elastica ll y during the creep test of the actual so lder 
joint specimens and any creep deformation would therefore onl y be due to the solder 
joint. Thus, the actual solder joint' s deformation was obtained by subtracting the linear 
elastic deformation of the copper (0, ) from the extensometer displacement (0",, ) as 
explained in Section 6.2.2. From this measured deformation of the solder joint with 
time, strain rate in the so lder was calculated. In the creep test, as for the tensile stress-
strain test, a sample size of 7 specimens was used. In each creep test, the specimen 
was ramped to the specified stress at a displacement rate of 0.005 mmls and that stress 
was then maintained throughout the test. 
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7.2.2 Results and Discussion 
Although, tensile creep tests were carried out for equi va lent stress levels of 13.3 MPa, 
16.7 MPa, 20 MPa, 23.3 MPa and 26.7 MPa, creep curves are presented onl y for 16.7 
MPa and 26.7 MPa due to the similari ty of the obtained results. Figure 7-1 illustrates 
the creep curves for an equi valent stress of 16.7 MPa. The creep test at this stress was 
continued for at least 5 hI's or until fa ilure of the solder joint. It is ev ident from the 
fi gure that the primary creep duration for all curves is short compared to that for the 
secondary creep. All of the creep curves, except SC 13 , exhibited prolonged secondary 
creep beyond 5 hrs, while C I3 failed within 5 hrs. Significant scatter of the creep 
curves is also observed in the creep test, as was the case for stress-strain curves (see 
chapter 6). The scatter of the creep curves is an order of magnitude in terms of the 
steady-state creep rate. The creep curves for an equivalent stress of 26.7 MPa are 
shown in Fig. 7-2. In this case the creep tests were all continued until fai lure of the 
specimen. It is evident that although the same fabricat ion process was adopted for all 
the specimen, their creep responses are significantly different. The di spersion in creep 
behaviour is seen both for the failure time and the secondary creep rate. Similar 
variation of the creep curves was observed for the other equivalent stress levels - 13.3 
MPa, 20 MPa and 23 .3 MPa. Comparison of the creep data at different stresses 
demonstrates that, as the stress increases, the creep resistance of the solder joint 
decreases. 
To understand the reasons for the scatter in the creep curves, despi te the same 
experimental and fabrication condit ions, a microstructure study of the tested solder 
joints was carried out. The strongest and weakest speci men for every stress level was 
selected. The microstructure of these so lder joints was studied in detail and the number 
of grains, orientation of the Sn dendrites, and the size and distribution of vo ids in the 
solder joints were identified. As discussed in section 6.5.2, the variations in 
microstructure between the specimens could contri bute to the scatter of the data. The 
microstructure stud y was carried out using both bright-field and polarised light. Figure 
7.3 illustrates the microstructure of the weakest specimen (SC 13). The weaker 
specimens had a higher number of either voids, which reduced the effective load 
carrying volume, or Sn-grains with unfavourab le ori entation. Sometimes these 
spec imens conta in Sn dendrites orientated at an angle to the load di rection, which 
144 
Chapter 7: Creep Properties ofSn3.8AgO.7 Solder 
could reduce the load carrying capacity of the solder joint (section 6 .5 .2). With such a 
microstructure, the solder joint exhibits higher deformation under a given stress, 
resulting in a higher steady-state creep strain rate. The number of Sn-grains in weaker 
specimens vari ed from 10 to 18 along their width compared with I to 4 for the 
stronger specimens. The microstructure in the vicinity of a gra in boundary is shown 
Fig. 7-4. Here Sn dendrites in grain I are oriented in the direction of loading, while 
those in grain 2 are oriented at approx imately 45° to thi s direction. 
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A few voids were also observed in the specimens and examples of them are shown in 
Fig. 7-3. The presence of these voids reduces the effective vo lume of the solder j oint 
and causes stress concentrations. Thus, the strength of the solder joint is reduced. For 
some of the weaker specimens most parts o f so lder joint microstructure contained Sn 
tadi'~~'l ' 
direction . 
f '~ \ 
Fig. 7-3: Microstructure of weakest so lder joint specimen SC 13 in 16.7 MPa test: (a) 
vo ids in the so lder joint; (b) detailed view of selected location 
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dendrites oriented perpendicular to the direction of load application. The stronger 
solder joints had fewer Sn-grains. Figure 7-5 presents the microstructure of one such 
solder joint where only 2 Sn-grains were observed fo r the entire width of the so lder 
joint. The Sn dendrites in the vicinity of the grain boundary are almost in the same 
direction, but the dendrites in grain I are longer than those in grai n 2. However, the Sn 
dendrites at both sides of the grain boundary are ori ented approximately in the 
direction of loading, and fewer grain boundaries were present at which gra in boundary 
deformation could take place. These results show that the microstructure of the so lder 
joints plays a very important role in determining creep performance. 
Fig. 7-4: Microstructure of weakest so lder joint specimen SC44 in 26.7 MPa test: (a) 
grains; (b) microstructure at the grain boundary 
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Fig. 7-5: Microstructure of strongest so lder jo int speci men SC43 in 26.7 MPa test: (a) 
grains; (b) microstructure at the gra in boundary 
Unlike for the stress-stra in results, the creep curves fo r specific stresses have not been 
averaged. In contrast, creep curves for the strongest and weakest solder joi nt at each 
stress level were identified and the steady-state strain rates of these curves were 
studied against the tested stress levels. Adopti ng thi s method would cover the entire 
range of the creep data scatter. Figure 7-6 illustrates the calculation of the steady-state 
creep rate fo r the secondary stage of the creep curve. The slope of its linear palt, which 
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li es between the primary and terti ary stages, is considered to be the steady-state strain 
rate. This slope was calculated fo r each creep curve. 
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Fig. 7-6: Calculation of the steady-state strain rate during secondary creep 
Since secondary creep is very important fo r the modelling of creep behaviour, a 
constitutive equation for the vari ation of steady state strain rate with the applied stress 
was fitted to the experimenta l data. For so lder all oys, the hyperbolic sine consti tuti ve 
law is most common ly used in creep model ling and its su itabil ity was discussed in 
section 2.3.2 and is given by equation 2.35. This equation has been implemented in 
most commercial finite-element software. Therefore, the parameters req uired for 
reproducing the experimental data were calculated based on the experimental data by 
assumi ng a value fo r the acti vation energy, Q. A comparative study carried out by 
Clech on creep data fo r so lder j oints [44] showed that the acti vation energy for 
SnAgCu solders is between 63 kJ/mol and 99 kJ/mol. He also obtained an average 
value of Q as 72.93 kJ/mol for merged N PL (Sn3.8AgO.7Cu), NTU (Sn3.8AgO.7Cu) 
and UM (Sn3.9AgO.6Cu) creep data. Since, in th is research, the creep experiments 
were carri ed out onl y at room temperature, thi s va lue of acti vation energy was used 
whil st obtain ing the remaining hyperbolic sine parameters, E" ,Band p, usi ng non-
linear curve fitting to best reproduce the experimental results. This was do ne in 
Microsoft Excel using an iterative procedure. Table 7- 1 presents the calculated values 
of these parameters for the steady-state strain rate curves for both the weakest and 
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strongest joints. A comparison of the experimental steady-state strain rates with the 
strain rates reproduced using the fitted hyperbo lic sine equation were made, and is 
presented in Fig. 7-7 for both weakest and strongest joints. The reproduced data for 
both types of joints match very well with the experimental data, except for the case of 
the weakest joint tested at 16.7 MPa. The higher number of Sn-grains than the other 
weakest jo ints could have resulted in higher experimental strain rate, which in turn 
lead to deviation from the reproduced data. However, this di screpancy did not 
significantly compromise the quality of predictions for the other stress levels. A 
sensiti vity study was also carried out by varying the values of Q between 63 kJ/mol 
and 99 kJ/mol , and B, value was varied respecti ve ly, to reproduce the similar curve fit. 
Therefore, by using this equation, the steady-state strain rate can be calculated for 
different stresses, for which experimental creep data are not avail able. 
Table 7- 1 : Parameters fo r hyperbolic sine const itutive equation for creep 
Steady state Bl x 10' P Q 
strain rate 
p (kJ/mol) ( I/sec) (1 /MPa) 
Weakest 3.28 0.092 5.3 72930 
Strongest 1.64 0.089 4.9 72930 
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Fig. 7-7: Comparison of experimental data and fitted hyperbolic sine law for steady-
state strain rate for the strongest and weakest joints tested 
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7.3 Shear Creep Testing of Small-Scale Solder Joints 
This section discusses the experimental work carried out for obtaining the creep 
properti es of small·scale solder joints under shear load. 
7.3.1 Specimen Preparation 
To determine the creep properties of Sn3.8AgO.7Cu so lder joints under a shearing 
load, a single lap joint was fab ricated between two copper substrates. The fabrication 
method was adopted from that used by Duesk et al [14] but with a modification to the 
method of cutting the copper substrate. For fab rication, 99.99 % pure I mm thick 
copper sheet, as used for the tensile creep tests, was cut into 10.5 mm x 60 mm 
specimens. A slot was cut in the midd le of each copper specimen using the same low 
speed saw, as used for the fabrication of tensile test specimen; which was shown in 
Fig. 6·1 4. A slot approximately 0.35 mm wide and approximately 40 mm long was 
obtained. One side of the slot was covered with high temperature tape to prevent the 
flow of solder paste out of the slot. Then a quantity of Sn3.8AgO.7Cu so lder paste 
approx imately 3-4 times the vo lume of the slot was put in the copper spec imen slot to 
ensure that the slot was fu ll of solder after re fl ow. Finally the copper specimen with 
so lder paste in the slot was placed in the T·TRACK re flow oven as shown in Fig. 6·6. 
The reflow profi le used to fa bricate the so lder joint was the same as that used for the 
fabrication of the tensile test specimens, as illustrated in Fig. 6· 15, i.e. with a 
maxi mum reflow temperature of 523 K and a coo ling rate of 1.5 K/s. This cooling rate 
is similar to that usually used in surface mount app lications. Then, the specimens were 
ground fl at by hand fo llowed by a final po li sh on 800 grit paper. The ground specimen 
is shown in Fig. 7· 8 (a). 
The specimens were finally cut from both sides, as shown in Fig. 7· 8 (b), at a spacing 
of 7 mm using the same low speed saw. These two cuts separate the copper plate into 
two parts, joined only by a lap solder jo int. By adopting this method, lap so lder joint 
were fab ri cated avo iding join ing of two separate copper pieces. Thi s method is 
therefore advantageous in mai ntaining the paralleli sm between the two copper pieces, 
which would have been difficult if joining two separate copper pieces. The fi nal 
dimensions of the specimen are 60 mm (length) x 10.5 mm (width) x 0.95 mm 
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(thickness) with solder joint dimensions of 7 mm (length) x 0.35 mm (gap) x 0.95 
mm (thickness). 
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Fig. 7-8: Fabrication of lap solder joint: (a) copper specimen after fo rmation of so lder 
joint and grinding; (b) final shape of specimen; and (c) actual specimen after fina l 
poli sh 
7.3.2 Creep Testing Method 
The application of a shear load in the creep tests is shown in Fig. 7-9. Generall y, the 
load application method was similar to that used in tensile creep tests, but, due to the 
fact that the load carrying cross sectional area of the so lder joint is parallel to the 
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direction of the applied load, the solder joint is exposed to a simple shear load. 
Displacement measurement during the creep test was aga in done using the sensitive 
Instron extensometer. The test was also simulated using fi nite element analysis. 
A 2-D finite e lement model of the so lder joint specimen was built with the dimensions 
given in Fig. 7-1 0. Fini te element modelling was performed using plane strain 
elements. One end of the model was fi xed and a uniform di splacement was applied at 
the other end , as ill ustrated in the Fig. 7- 10. This represents the loading method used 
in the creep tests. The jo int was modelled as hav ing elasto-plastic material properties, 
whi le the copper substrate was modelled as linear elastic, due to its e last ic response 
under the loading conditions used in the actua l creep test. 
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Fig. 7-9: Shear load application for the creep tests 
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Fig. 7- 10: Geometric and boundary conditions used in FEA 
The displacement fi eld in both the so lder joint and copper were eva luated using FEA 
and the resulti ng UX displacement i presented in Fig. 7- 11 . The resul ts confirmed 
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that during tensil e loading of the copper bar the resultant shear strain is uniformly 
distributed through the so lder. Even though the shear strain d istribution in the copper 
parts is uniform, it is negligible compared to the di stribution in the solder joint, as 
illustrated by Fig. 7-1 2 (a). This indicates that virtually all the strain appears in the 
so lder joint. Figure 7-1 2 (b) shows the di stribution of shear stra in in the middle of the 
so lder joint (a long line 2). This distribution demonstrates that the shear strain is a lso 
uniform for most parts of the so lder joint a long the loading direction, except at the end 
due to the loca l di stortion of elements. Therefore, these FEA results confirm that the 
so lder joint deformation is essenti a lly in si mple shear. It is pertinent to note that, in 
rea lity; for components assembled onto substrates, both wi ll tend to bend slightl y i.e. 
the so lder does not experience onl y simple shear, and there wi ll be bending moments 
as depicted in Fig. 7-11 by the minimal , but rea l, change in the di splacement. Thus, the 
di splacement (8.,, ) recorded using the ex tensometer was considered to be the 
deformation of the so lder joint and was used for the analys is of the results. 
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Fig. 7-11: FEA model of creep specimens showing direction and orientation of UX 
displacement 
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In order to decide the stress levels fo r these tests, sample creep tests were carri ed out 
at stress leve ls 5 M Pa, 7.5 MPa and 10 M Pa. The time required for fa ilure of solder 
jo int was compared against that in the 26.7 MPa tensil e creep tests. The lap solder 
jo int at 5 MPa stress fail ed within about the sam e time range as observed for the 26.7 
M Pa tensile creep tests. Therefore, 5 MPa was taken as the highest stress level For the 
shear creep tests and other stress level were selected at 10, 30, 50 and 70 percent of 
the highest stress level (5 MPa) i.e. 0.5 MPa, 1.5 MPa, 2 .5 MPa and 3.5 MPa 
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respecti vely. All creep tests were carried out at room temperature, and a temperature 
of 295 ± 2 K was maintained throughout the experiments to avoid any effect of 
temperature. The shear creep tests were continued until e ither the fai lure of the 
specimen or at least 8 hrs. From the measured deformation (0 ..... , ) of the solder joint, 
the shear strain, r , was calculated as: 
o y=-EL 
H, 
7.1 
where H , is the height of the so lder joint equal to the gap in Fig.7-8. For every stress 
level 7 specimens were creep tested to ensure suffi cient ly accu rate stati stics, based on 
the study conducted on pure copper specimens that was di scussed in section 6.2.3. In 
each creep test, the specimen was ramped to a specified stress with a di splacement rate 
of 0.005 mm/so This initial di splacement rate was the same for all stress levels. 
7.3.3 Results and Discussion 
The shear creep curves at stresses of 1.5 MPa and 5.0 MPa are illustrated in Figs. 7- 13 
(a) and Cb), respectively. The creep curves are presented only for these two stresses 
due to the similar variation and di spersion of creep data at all stress levels, but the 
creep curves for all stress levels were analysed. As conunon ly observed in a creep 
curve, three stages of creep are clearl y di stingui shable. The creep response of the 
solder joint for the applied stress demonstrates that the primary and secondary stages 
of creep are generall y observed, while the terti ary stage depends on the applied stress 
or the quality and microstructure of the so lder joint. It is evident from Fig. 7-13 that 
significant scatter in the creep behaviour is exhibited both in terms of creep strain 
accumulation and time to fa ilure. The di spersion of the creep data was studied using 
the secondary/steady-state shear strain rate. 
For each stTess level the weakest and strongest samples were identified. Since the 
estimation of the steady-state strain rate was of primary importance, the secondary 
stage of creep was identified for each of these creep curves and the slope was 
ca lculated as explained in Section 7.2.2 . T he lope of th is section of the curve is the 
steady-state shear strain rate. A comparison of these strain rates plotted aga inst applied 
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stress on a logarithmic scale is shown in Fig. 7-14. An order of magnitude of 
d i fference in secondary creep strain is observed between the weakest and strongest 
so lder joints, which is similar to the spread observed in the tensile creep tests. 
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The variation of the steady-state strain rate with applied shear stress was again fitt ed to 
the s ine hyperbolic creep constitutive model, as di scussed in section 2.3.2, using a 
non-linear curve fitting method. It was done using a combination of hand calculations 
and Microsoft Excel. The obtained parameters are presented in Table 7-2. The 
activation energy was again assumed to be 72.93 kJ/mol. Based on these parameters, a 
comparison of the experimental steady-state shear strain rates with the strain rates 
reproduced usi ng the hyperbolic sine model were made, and is presented in Fig. 7- 14 
for both the weakest and strongest joints. The predicted behaviour matches very well 
with the experimental data, showing the so lder joint creep behaviour can be very well 
represented by thi s model. 
Table 7-2: Parameters for hyperbolic sine constitutive equation for creep under shear 
load 
Steady state shear B, x 108 fJ 
strain rate 
Weakest 
Strongest 
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Fig. 7-14: Compari son of experimental and hyperbolic sine law creep data for the 
weakest and strongest solder joints 
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As for the tensile tests, to understand the dispersion In the creep data, the 
microstructure of the creep tested lap solder joints was studied. As before, the weakest 
(e.g. SSC13 and SSC42) and strongest (e.g. SSCI2 and SSC46) samples for each 
stress level were identified and polished. The po li shing methods used were di scussed 
in section 6.5 .2. The microstructural study included identification of Sn-grains, 
determination of Sn-dendrite orientation, and the number of voids in the so lder joint. 
The observations (i'om this microstructure study are very similar to those for the 
tensile stress-strai n and creep tests. The weakest so lder joints po sessed either a higher 
number of Sn-grains or voids, unlike the strongest specimens which showed few, or 
sometimes only single, Sn-grain. The microstructures resembled those depicted in 
Figs. 7-3 and 7-5, respecti vely for the weakest and strongest joints. One di sti nctive 
observation made in the microstructure study of the shear creep tested specimens was 
the deformation of Sn-dendri tes, wh ich is illustrated in Fig. 7-15. Unlike the tensile 
specimens, the Sn-dendrites in the shear tested specimens had become mostly 
perpendicular to the applied load, which results in a lower trength In the shear 
direction. As the shear load was applied the Sn-dendrites deformed 111 the shear 
direction, as shown in Fig. 7-15. The microstructure investigation also showed that the 
intenneta ll ic layer between the so lder joi nt and the copper substrate was not 
affected by the shear load . This was evident from the fa ilure of the solder joint 
always occurring at the interface between the so lder and intennetallic layer. 
Microstructure study of SSC41 solder joint showed similar microstructure that of 
weakest solder joints, but its creep response was un like the weakest joints with tertiary 
creep starting very early. This behaviour could be due to the worst combination of 
number of voids and Sn-grains in the solder joint. 
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Fig. 7- 15: Deformation of Sn-dendrites under shear loading 
7.4 Tensile Creep Testing of Bulk Solder 
After measuring the creep properties of small -scale solder joints under tensile and 
shear loading, creep tests were also performed on bulk solder samples with same alloy 
composition. As the tensile stress-strain results demonstrated that the so lder joint 
stress-strain properties are very different from those of the bulk solder, creep tests 
were carried out for the latter to estimate the creep performance, for comparison with 
that for the so lder joints under tensile and shear loads. Thi section discusses the 
experimental work carried out to obtain the creep properties of bulk so lder. 
7.4.1 Specimen Preparation and Creep Test Methodology 
Sn3.8AgO.7Cu bulk solder specimens fo r the creep tests were re flow-fabricated using 
the fabrication process explained in section 6.3.1. Dog-bone specimens with 
dimensions according to the ASTM standard fo r tensile testing were used, as shown in 
Fig. 6-8. The creep tests were conducted using the sanle Instron MicroTester machine 
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u ed in the solder joint tests. The displacement measured using the extensometer (50') 
gave the actual deformation of the bulk solder within the gauge length due to the 
absence of any substrate material. Th is displacement data was later used to calculate 
the creep rate of the bulk so lder. As for the solder joint creep tests, the bulk specimens 
were also tested at constant stress. The stresses used were 5 MPa, 10 MPa, 15 MPa 
and 20 MPa i.e. 19, 38, 58 and 77 percent of the yie ld stress of 26 MPa, as di scussed 
in section 6.3 .2. At every stress level 7 specimens were tested and the tests lasted at 
least 8 hrs, to capture the secondary stage, or until the fa ilure of the specimen. 
7.4.2 Results and Discussion 
The creep resu lts for the bu lk solder are presented in detail only for the tests at a stress 
of 5 MPa due to the simi larity in the behaviour at the other stress levels. These strain -
time results are given in Fig. 7-16. As expected, in the low-stress creep tests the bulk 
solder exhibited only primary and secondary creep for the chosen duration (8 hI'S) of 
the tests. Unlike the bulk stress-strain curves, the creep curves showed a high 
dispersion, which is evident from Fig. 7-16. A similar spread between the creep curves 
was observed for the other stress levels i.e. 10 MPa, 15 MPa and 20 MPa. The 
di spersion of the creep data was studied in terms of the steady-state or secondary creep 
rate. Figure 7-1 7 demonstrates the variation of strain rate with appl ied stress for both 
weakest and strongest bulk samples. As observed in the case of solder joints, the 
steady-state strain rate increases with the stress level. The figure also demonstrates 
that the steady-state strain rates fo r the weakest and strongest joints are approximately 
separated by an order of magn itude throughout the stress range. 
The data fo r the bulk sample steady-state strain rates was also fitled to the hyperbo lic 
sine constitutive equation. The obtained parameters are presented in Table 7-3. The 
activat ion energy of bulk Sn3.8AgO.7Cu solder was aga in assumed to be 72.93 kJ/mol. 
Using these parameters in the hyperbolic sine equation (Eg. 2.35), the steady-state 
strain rate from the experimental results was reproduced for both weakest and 
strongest samples. Figure 7- 17 presents the comparison of both experimenta l data and 
curve fits for both weakest and strongest bulk so lder samples . 
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Table 7-3: Fitted parameters for hyperbolic sine constituti ve equation of creep for bulk 
solder 
Steady state B, x 10' fJ Q 
strain rate 
p 
(kJ/mol) ( I/sec) ( I/MPa) 
Upper bound 16.4 0.098 3.80 72930 
Lower bOlmd 2.46 0.10 3.95 72930 
A microstructural study of the creep-tested bulk spec linens wa carri ed out after 
identifying the weakest (e.g. BC I) and strongest (e.g. BC2) specimens. In spite of 
using the same fabrication process and testing conditions, the spread of the strain rates 
for the bulk so lder is of an order of magnitude; however such large differences were 
not observed for the tensile tests/results. The material properties of metals and alloys 
are determined by the microstructure of the material. As di scussed in chapter 3, the 
microstructural features that affect creep properties include: gra in size, the di stribution 
of the matrix and phases, di slocation line defects, and point defects such as vacancies 
and interstitial atoms. The bulk solder microstructure consists of Sn-grains, Sn 
dendrites, and p-Sn matrix. The presence of grain boundaries results in grain boundary 
sliding, which contributes to creep under constant load. There are also boundaries 
between the Sn dendrites and surrounding eutectic pha e. These dendritic boundaries 
are also prone to sliding under load. However, tensile tests are generally carried out at 
much higher strain rates than creep tests, thus the time available for such deformation 
mechanisms is less. In addition, the orientation of grai ns with respect to the applied 
load is an important factor in the sliding of grai n and dendriti c boundaries. The 
di stribution of Sn-grains in the weakest and strongest bulk so lders were pretty much 
the same. However, the internal microstructure showed some differences in the 
di stributions of Sn dendrites and the Sn-rich phase, a long with the di stribution of 
Ag]Sn and Cu6Sn, parti cles in them. The microstructure of the weakest (BC I) and the 
strongest (BC2) solder specimen is illustrated in Figs. 7- 18 (a) and (b), respectively. It 
is evident from a comparison of their microstructures that the weakest specimen 
possessed fewer Sn dendrites than the strongest specimen. The Sn-rich phase present 
in the weakest specimen con tained fine particles of AglSn and CU6Sn" while 
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comparatively larger Ag)Sn and CU6SnS particles were present in the Sn-matrix of the 
strongest specimen. These large A~Sn and CU6SnS particles are hard and strengthen 
the alloy [131). These hard particles also serve as the most effective blocks for crack 
propagation [131] . This difference in microstructure between weakest and strongest 
specimen was observed at a ll stress levels and thi s could explain the spread in the 
creep behaviour for bulk solder. 
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7.5 Comparative Study of Creep Properties 
Having carried out creep tests on bulk solder and on small-scale so lder joints in both 
tension and shear, a comparative study of the resulting steady-state creep data was 
performed. T he experimentally obtained rates were fitted with the hyperbolic sine 
creep model. Then, a comparative study of the tensile and shear creep data for the 
solder joint and bulk so lder was done with the help of the creep model fitted to the 
experimental results, due to the di ss imilar stress levels used in the different creep tests. 
For the purpose of easy comparison, the steady-state shear strain rate, Y." and 
correspond ing shear stress, " were converted to an equi valent tensile steady state 
strain rate, 1':,. , and tensile stress, (}" , using the von Mises transformations. 
. ( I ) . Cs = .J3 r~ 7.2 
and: 
(}" = Jj, 7.3 
Figures 7-19 and 7-20 show a comparison of the fitted steady-state equiva lent strain 
rate data against equi valent stress for the weakest and strongest specimens, 
respectively, under the three different testing conditions. A common feature in all 
three sets of creep data is the change in the slope of the curve as the stress increases. 
Due to thi s characteristic of the curve, the stress exponent p no longer remains 
constant and increases with the increase in the stress level. This is known as a power-
law breakdown and therefore shows why a simple power law is inadequate to model 
the so lder behaviour. However, the multiplier used with the hyperbolic sine law a llows 
it to describe the creep behaviour over an extended range of appl ied stresses. It is 
evident from the variation of the steady-state strain rate that the tensile creep data for 
the tensile tested so lder joints and bulk so lder es entia ll y have a similar slope, wi th 
stress exponent values between 3.8 and 5.3 . However, the bulk so lder possesses a 
lower creep resistance compared to that of the so lder joints, as for a g iven stress the 
stTain rate of the bulk so lder is about two orders of magnitude higher than that of the 
tensile solder joint at low stress levels, decreasing to an order of magnitude at higher 
stress levels. The obtained value of the stress exponent p is within the expected range 
for so lder alloys fo r which it generall y lies between 3 and 17 [44] . 
165 
Chapter 7: Creep Properti es o f Sn3.8AgO.7 Solder 
Comparison o f the shear and tensile creep data indicates that the so lder jo ints under 
shear load were very much weaker, with the highest steady-state strai n rates out of the 
three creep data sets. The slope of thi s curve - converted into tensile units - is also 
diffe rent from the tensile creep data shown in Figs. 7-1 9 and 7-20. The stress exponent 
value for the shear creep data vari es between 1.6 and 1.96, which is lower than that fo r 
the tensile case. Such a difference in the stress exponent translated into big 
differences in the steady-state strain rates. For the so lder joint, the difference between 
shear converted into an equi va lent tensile and tensile strain rates is six orders of 
magnitude at low stress levels, decreasing to three orders o f magnitude for higher 
stress levels. However, the di ffe rence in stra in rates between the shear solder joint and 
bul k solder vari es fro m fi ve orders of magnitude at low stress levels to just one order 
of magnitude at higher stress levels. 
Thus, the com pari son of creep data indicates that the creep resistance of the solder 
joi nt under tensile loading is higher than that o f the bulk so lder under a tensil e load 
and of the lap so lder joint under shear load. This is due to the higher tensile strength of 
the so lder linked to its gap s ize and microstructure. This compari son signifies that the 
creep behavio ur of the solder joint under tens il e and shear loads is different, which 
means a simple von Mises transformati on may not be suffic ient. Even though the 
internal microstructure o f the solder joints in both tensile and shear creep tests was 
essentiall y the same fo r both weakest and strongest specimens, the orientation o f 
grai ns and Sn dendrites with respect to the applied load has a significant effect on the 
creep behav io ur fo r the diffe rent types of load. Since the composit ion of the so lder 
a lloy was 95.5 % of Sn (tin), the anisotropy o f the tin [1 9] could have contributed to 
the large difference between tensil e and shear creep properties. For instance, due to the 
ani sotropy o f the Sn, the Young's modulus may vary by a factor of three with 
crystallographic direction [1 9]. In addit ion, during shear creep testing, shear 
deformation takes place in the solder between the sti ffe r intennetallic layers ofCu6Sns 
[132]; as a result hydrostati c does not develop in the so lder joint, which e lim inates the 
size effect. 
It is clear from Figs. 7-1 9 (a) and (b) that the creep properties of the bu lk so lder li es 
between the so lder joint creep data for tensile and shear load. It was shown in the 
tensile strength tests that the bulk so lder has lower tensile properties than the so lder 
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joint. Thus, it was obvious to expect a lower creep resistance for the bulk so lder than 
the tensile solder joint. But, the di ssi milarity between the bulk and shear creep data 
was an interesting outcome from the creep study. The equivalent steady-state creep 
rate for the solder joints in shear is higher than the tensile steady-state creep rate for 
the bulk so lder. The difference between the microstructures of the so lder joints and the 
bulk so lder was di scussed in section 6.5.2. Also, previous studies showed that the 
anisotropy of the tin could lead to a threefo ld variation in the Young's modulus 
depending on the crystallographic orientation [10-12] . Therefore, thi s difference in the 
creep performance confirms the anisotropic effect of the tin on the so lder jo int creep 
properties. 
The equivalent steady-state strain rates fo r bulk/joint tensil e and shear conditions for 
an equi valent stress of 15 MPa are presented in Table 7-4. From comparison of these 
data, the highest creep resistance was observed for the strongest small-sca le so lder 
joints under a tensile load, while the lowest creep resistance was observed for the 
weakest lap so lder joints under shear load. Thus, these two creep behaviours represent 
the two ex treme cases of creep. Therefore, in the FEA based reli ability study of the 
so lder joints in a surface mount device presented in chapter 8, the two different creep 
models are used based on the parameters belonging to these two extreme conditions. 
The creep properti es were al so compared with those for similar alloys publi shed by 
various researchers. The comparison of experimental steady state strain rate for both 
solder joint and bulk so lder under tensile load with those published by Pang et al. 
[128] for Sn3 .8AgO.7Cu is presented in Fig. 7-20. The comparison shows good 
agreement between the author's creep data and the data reported by Pang et al. The 
author's small-scale solder joints showed a higher creep resistance, while less than an 
order of magnitude difference is observed between the two sets of bulk so lder creep 
data. This could be due to the difference in the fabrication process wherein Pang et al. 
fab ri cated their specimen from the bulk so lder bar. 
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Table 7-4: Compari son of steady state strain rates at an equiva lent stress of 15 MPa 
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The steady state creep data for the lap so lder joints were also compared with those 
published by Dusek et a/. for Sn3.SAgO.7Cu [129] and by Zhang et al. for 
Sn3.9AgO.6Cu [47] , which are shown in Fig. 7-21. The author's predicted creep data 
show higher shear strain rates than the other studies. Unlike the author's fabr ication 
process, Dusek er al. used water quenched cool ing to fabricate the so lder joints; 
therefore, the steady state strain rates are lower due to thi s fabrication process resulting 
in a finer microstructure and therefore higher creep resistance. The fa brication process 
used by Zhang et al. is unknown, but at higher stress levels the difference from the 
author' s creep data decreases. The lap so lder joints used by the author were 2.5 times 
longer than that tested by Dusek er al. and Zhang et al., while the so lder joint height at 
0.3 5 mm was between those of Dusek et al. (0.4 mm) and Zhang et al. (O. IS mm). 
Thus, the comparison study ind icates that the solder joint material data used in the 
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reliabi lity study should be determined by employing the fabrication process used in the 
electronic packaging under reliability stud y. 
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7.6 Summary 
In thi s chapter the methods for experimentally obtaining creep properties of so lder 
joints under tensile and shear loads, and bulk so lder under a tensile load were 
described and the results compared and di scussed. The creep data fo r each type of 
loading condition showed significant dispersion, in spite of the use of same fabricat ion 
processes and testing conditions. The di sper ion was as high as an order of magniwde, 
which was shown to be caused by the variations in the microstrucWre. The creep 
results compari son revea led that so lder joints under tensile load have a higher creep 
resistance than the bulk so lder under tensile creep and the solder joint under shear 
load. Another pertinent outcome of the experimental study was the d issimilarity in the 
tensile and shear converted into equivalent tensile creep data for the so lder. Thus, 
obtaining creep data under anyone type of load (tensile or shear) and using the von 
Mises transformation may not provide a rea li stic representation of the materia l 
behavioLU·. Therefore, determination of creep properties under both types of load is 
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sensible. The experimental steady-state creep data was a good fit to the hyperbo lic sine 
creep equation, which can be conveniently used in the simulat ion of the so lder joint 
creep behaviour. 
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8. Finite Element Simulation of Surface Mount Assembly 
As di scussed in chapter 4, finite element simulations have been widely used in 
reliab ility studies of solder joints due to their advantages over experimental reliabil ity 
tests. The outcome of the simulation completely depends on the form ulation and 
representation of the in-field conditions. The experimental studies presented in 
chapters 6 and 7 showed that the materi al properti es of small-sca le solder joints are 
signifi cantly different from those of bulk so lder. The actual operating conditions of a 
surface mount assembly are also different from the general assumption of uniform 
temperature di stribution as discussed in chapter 5. Therefore, with the help of finite 
element simulations, the so lder joint reliabi lity is eva luated by considering the actual 
operating conditions and the so lder joint material properties determined from 
experiments. 
8.1 Introduction 
As discussed in chapter I, modern surface mount assemblies are the result of 
miniaturisation and cost reduct ion of electronic products. Some sur face-mount 
components require high numbers of I/Os, and at the same time the size of so lder 
joints has reduced in some cases to dimensions less than I 00 ~m . As elect ronic 
assemblies have miniaturised, manufactw'ing reliable prod ucts has become an 
increased concern to the industry. As discussed in chapter 4, the small so lder fillets of 
surface mount components, such as chip resistors, must accommodate the strains due 
to mi smatches between the thermal expansion of the component and the substrate. 
Consequently, when the electronic assembly/package is subjected to changes in 
temperature, a thermally driven strain-controlled operating regime is developed. The 
changes in the temperature could be due to powering on/off of packages as we ll as 
variat ions in ambient temperature. As di scussed above, these thermal loads vary 
cycl ica ll y. The so lder joints also experience creep, due to their high operating 
temperatures wherein the homologous temperature (T,,) could vary between 0.45 and 
0.85. These operating temperatures generall y cyclic, and therefore result in fat igue 
fa ilure of the solder joint. 
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Although there are various standard ised accelerated methods for assessIng the 
reliabi lity of so lder joints in electronic applications, there are significant difficu lties 
associated with so lder joint reliability testing, such as the cost of designing and 
constructing test samples and the time necessary to obtain useful reliabi lity data. Also, 
the tested configuration may not be exactly the one a customer is interested In. 
Therefore, with the help of finite element ana lysis, the requi red geometry can be 
simulated for the actual operating conditions and so the in service fati gue life of the 
solder joints assessed. Thus, by reducing the cost and time-to-market, customer 
requirements can be sati sfi ed. In fact, IPC-9701 [82] permits the use of finite element 
analysis to predict the solder joint fatigue life for new products that are similar to those 
already tested . Thus, fini te element ana lysis has become a very important tool for 
reli ability studies of the so lder joints of various shapes and sizes used in electronic 
assembly. 
In th is chapter, such numerical methods are used for the re liabil ity assessment of lead-
free solder joints. This is carried out using a model for the surface mount chip resistor 
assembly described in chapter 5. This component has solder joints susceptible to 
fatigue failure in operation. The use of suitable materia l models and representati ve 
temperature boundary conditions also play a vita l ro le in such reliabil ity studies. The 
experimental resu lts presented in previous chapters demonstrated that the material 
properties of the solder jo int are sign ifi cantly different from those for the bulk so lder. 
Also, the equivalent creep properties of so lder joints under tensile and shear loads 
have been shown to be different. Based on these experimental outcomes, the stress-
stra in behaviour of the so lder joint at relevant strain rates is captured fo r use in the 
simulation. Creep, a prominent deformation mechanism in so lder joints, is modelled 
using constinlti ve equations, which are implemented in the commercial finite e lement 
software AN VS . 
[n actual operation, the so lder j oints in surface mount chip resistors are expected to 
experience both plastic ity and creep. Therefore, thi s problem was so lved in two stages 
of modelling complexity, starting with inclusion of pure plasticity and culminating in 
combined plasticity and creep. In the initial simulations, e1asto-plastic analysis of both 
20 and 3D representations of the chip resistor assembly were carried out. This enabled 
a decision as to the kind of geometric model (2 0 or 3D) to be considered for the more 
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complex models. The fina l phase of sim ulations was carried out incorporating both 
plasticity and creep for two models with different thermal boundary conditions. In the 
first analysis the experimentall y obtained temperature distribution in the chip resistor 
assembly was used as the thermal boundary conditions, and a comparison was made 
with a uniform temperature di stribution. Finall y, the fat igue li fe of the so lder joint was 
estimated based on the finite e lement simulat ion results. 
8.2 Geometric and FE Modelling of the 1206 Chip Resistor 
Assembly 
2D and 3D representations of the chip resistor assembly were built for the finite 
element structural analysis. The geometries for the 2D and 3D chip resistor models 
used here for the structural analysis were the sanle as those used in the thermal 
analysis presented section 5.3 . The dimen ions used in the construction of both 2D and 
3D models are shown in Fig. 5-1 1. Due to the symmetTY of the structure onl y one half 
of the geometry was considered thereby assuming that the so lder joints on either s ide 
of the symmetry plane behave identically. 
For the analysis, the 2D geometry of the chip resistor assembly was discretised 
(meshed) using the A SYS plane strain element PLANE 182 . PLA E 182 is a 4-
noded quadrilateral elements with two translational degrees of freedom, i.e. in the X 
and Y directions, at each node. Similarly, the 3D chip resistor geometry was modelled 
with the 8-noded hexahedral elements SOLID 185 . This e lement has three 
translational degrees of freedom i.e in the X, Y and Z directions, at each node. While 
meshing the assembl y, a fine-mesh pattern was adopted in and around the so lder joint, 
wh ich is the crit ical area in the assembly. The quality of the mesh was finali sed based 
on error estimations carri ed out on both the 2D and 3D models. ANSYS has an in-built 
error approximation teclmique based on the Zienk iewicz and Zhu error approx imation 
method [133]. In this method, the initial tress error contributed by each element at 
each node is calculated as follow: 
8. 1 
where (!l O';,} is a stress error vector at node n for element i , (O';' } is the averaged stress 
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vector at node 11, and {u;, } is a stress vector for node 11 of element i. Then, stress 
bounds are estimated considering the above error and these are: 
nmh = min (u a -!l0' ) u ) j.n 11 8.2 
m.,h ( a A) u) = max 0'),11 + uCJII 8.3 
where O';mh is a nodal mmllnum of stress magnitude (SMN B); O';'Xb is a nodal 
maximum of stress magnitude (SMXB); j is a subscript to refer to either a particular 
stress component or a particu lar combined stress; O'~'." is the average stress level j at 
node 11 of elements attached to 11 ; !l0'" is the root mean square of all !l0', from 
elements connecting to node 11; and !l0', is the maximum absolute value of any 
component {!l0';, } for all of the nodes connect ing to element i. Based on thi s method, 
error estimation was performed for the fillet region of the so lder joint (Fig. 5-1 2) to 
decide whether the mesh qual ity for the structural ana lysis was sufficient. In thi s study 
a linear static analysis was conducted fo r increasingly refined mesh patterns and the 
maximum average stress (SMX) and its bound SMXB (O'';b ) in the solder joint were 
stud ied. The quality of the mesh was considered to be sufficient when the ratio of 
SMXB and SMX was nearly the same for two consecutive mesh patterns. The 
resulting mesh used in the 20 and 30 FE models is illustrated in Figs. 5-12 and 5-17, 
respecti vely. 
8.3 Elasto-Plastic Analysis 
As mentioned before, the chip resistor so lder joint will demonstrate elasticity, 
plasticity and creep behaviour due to its operating conditions. 1n reliability studies, 
plasticity and creep play a very important role, because these induce irreversible 
deformation in the so lder joint. Therefore, thi s problem was tack led in two steps . in 
the first step, an e lasto-plastic analys is of the 20 chip resistor assembly wa conducted 
to understand the ex tent of plastic deformation taki ng place in the solder joint due to 
plasticity and to help understand what further improvements may be necessary when 
both plasticity and creep are taken into cons ideration. In the second step, both 
plasti city and creep behaviour of the so lder joint were considered and thi s is di scussed 
later. A similar elasto-plastic analysis was also conducted for the 30 geometry; which 
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was carried out to compare the 20 and 3D stresses and dec ide upon the kind of 
geometry to be used when both plasticity and creep are modelled. Therefore, in th is 
section elasto-plastic anal ysis of the 20 and 3D chip resistor models is discussed. 
8.3 _1 Boundary Conditions 
The boundary conditions for the models include prescriptions of di splacements on the 
nodes at externa l sides or surfaces o f the mesh. This is a vita l step in the stress ana lysis 
since the stress fi eld in the body is defined by these conditions. Thermal stresses are 
common in electronic packages, but the determination of thennal stresses in a package 
is not an easy task. Such electronic packaging assemblies are examples of composite 
structures that undergo thermal loadings and consist of at least two different materi als. 
They may also be subjected to non-unifo rm temperature di stributions during power 
cycling. The di splacement components (u, v and \11) everywhere inside the 3 D 
electro nic package are determined by solvi ng the system of equations of 
thermoelasticity [29]: 
i II a' v a' W ( I 2 ) " , . ---,-X--,x,-::-<-
-+--+--+ - v v 11+ -;-
Ox' OxOy Oxoz (}.,+ G) 
aT 2(I +v)a-
ox 
o' v o'u o' w , X aT 
-+--+--+ (1 -2v)" -v+ y = 2(I +v)a-
Oy' OxOy Oyoz (}.,+G) Oy 
o' W o'u o' v , X . 
-+--+--+(1 -2v)" ' w+ . 
oz' Oxoz Oyoz (}.,+G) 
aT 2(I +v)a-
Oz 
8.4a 
8.4b 
8.4c 
with the prescribed stress-displacement bo undary conditions and with the ca lculated 
temperature di stribution as an imposed loading condition. The thermal stresses and 
strains everywhere inside the package are then calcul ated us ing the fo llowing 
constituti ve and kinematics equations [29]: 
}., [ ou (Qv OW)] CYxx =- (I - v)-+v -+- -fJ,(T - T,, ) 
v Ox Oyoz 
8.5a 
CYJP = ~[(I -V)~ +v(~; + : )]-fJ, (T - TQ ) 8.Sb 
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,1,[( aw (au av)] ) CY= =-;;- I -v) az +v ax + ay -fJ,(T -T. 
r - -+-_C(8v aw) >~ az ay 
_c(aw au) r - -+-
'" ax az 
all 
6 =-
x ax 
8v 
6=-
y ay 
aw 
6 =-
, az 
8.5c 
8.5d 
8.5e 
8.5f 
8.6a 
8.6b 
8.6c 
8.6d 
8.6e 
8.6f 
where a' a' a' \1 ' = - , +-, +-, ; T is the instantaneous abso lute temperature; u, v, and w ax- ay- az-
are the di splacement components in the x-, y-, and z- directions, respectively; X " X y 
and X, are the body force components in x-, y-, and z- direction respectively; C is the 
shear modulus; CY", CY yy' and cy __ are the normal stress components acting in x-, y-, 
and z- direction, respectively; r xy is the shear stress acting in the y-d irection of the 
plane normal to the x-axis; r>~ is the shear stress acting in the z-direction of the plane 
normal to the y-ax is; T", is the shear stress acti ng in the x-di rection of the plane normal 
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to the z-ax is; Ex ' Ey , and E, are the no rmal strains acting X- , y- and z- direction, 
respecti vel y; 1xy is the shear strain acting in the y-direction of the plane normal to the 
x-ax is; 1 )0 is the shear strain acting in the z-direction of the plane normal to the y-
ax is; and 10 , is the shear strain acting in the x-direction of the plane normal to the z-
aX Is. 
In the current FEA, the boundary conditions were defined based on the physics of the 
chip resistor assembl y. A deformation mechan ism was ex plained in Fig. 4-1 , where 
the electronic assembly expands and contracts about a central plane of symmetry. The 
d isplacement fi eld is the same on either s ide of th is plane as long as the loads are 
symmetri c. Therefore, a symmetry boundary condition was applied at the symmetri c 
plane faces of the chip resistor models to represent the structural symmetry of the 
a sembl y, which is shown in Fig. 8-1. It a lso prevents any rigid-body motion in the x-
direction. For the 20 model the lowest node on the symmetry plane was also 
constra ined in the y-direction to prevent ri gid-body motion. For the 3D model, nodes 
in the lower edge of the symmetry plane were constrained in the y-direction to prevent 
ri gid-body motion. Thus, these boundary conditions simulate the actual conditions of 
the chip resistor assembly in operation. The half symmetry for the 3D model was used 
in order to make a comparison of analys is resul ts over the centra l symmetry plane (z = 
o plane) of the 30 model with those for the 2 0 plane strain model. 
8.3.2 Thermal History 
Most so lder joint failures in e lectro nic packaging are due to thermo-mechanical 
fatigue [6, 20, 69, 70, 91]. It has been time and again demonstrated that these fa ilures 
are due to the cycl ic temperature variations in service. Typicall y, it is common when 
using FEA to simulate thi s situation to idea li se the entire package and PCB assembly 
as having a uniform temperature di stribution, thus fa iling to capture any stresses due to 
spatia l temperature gradients within the assembly. However, it has been proven in the 
experiments reported in Chapter 5 that the actual temperature di stribution within the 
chip resistor assembly is no n-uniform during power cycling at room temperature. 
Another aspect which i commonl y neglected is the residual stresses and strains in the 
assembly after the reflow so ldering process by which the solder jo ints are 
manufactured. Therefore, two thermal load cases (Cases A and B) were both used 
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including the retlow process; one wi th a uniform temperature distribution (Case A) 
over the assembly to represent trad itional thermal cycl ing tests and the other app lyi ng 
the actual temperature distribution under power (Case B) di scussed in chapter S. These 
two thermal cases allow a comparative evaluation of the effect of a non-uniform 
temperature distribution on fati gue damage to the solder joint. The thermal hi stori es 
used in these two elasto-plastic analyse are illustrated in Fig. 8-2 and 8-3. 
y 
Symmetry faces 
y 
x 
z 
Symmetry faces 
(a) 
(b) 
Fig. 8- 1: Boundary condition details for : (a) 20 FE model; (b) 30 FE model 
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The thermal hi story consists of cooling from the re tlow process temperature to room 
temperature followed by two temperature cycles. Since plasticity is a time-
independent material behaviour, no importance has been given to the rates of change 
of temperature while deciding the thermal hi story, and dwell s at ex treme temperatures 
were neglected fo r these plastic ity onl y models. The retlow simulation in terms of 
cooling from the melting point of 490 K gives an estimate of the residual stresses 
induced in the solder joint when the temperature of the assembly is brought down to 
room temperature (294 K), which is represented by li ne PQ in Figs. 8-2 and 8-3. The 
two temperature cycles used are QRS and STU. As mentioned before, two cases of 
thermal boundary conditions were applied to the res istor assembly. These two thermal 
cases d iffe r only in terms of the temperature d istribution within the assembly at points 
R and T, i.e.: 
Case A: In this case, a spatially uni fo rm temperature distribution was assumed for the 
entire resistor assembly and throughout the time history as shown in Fig. 8-2. After 
coo li ng from the retlow process to room temperature the res istor assembly was 
ran1ped to a uniform temperature of 334.8 K from room temperature (lines QR and ST 
in Fig. 8-2). This is the maximum temperature observed in the chip resistor assembl y 
when it is powered to full load at room temperature. T his resembles 
traditional/unpowered thermal cycl ing test. 
Case B: In thi s case, a non-uniform temperature distribution was app lied to the chip 
resistor assembly at points R and T of the thermal hi story, as presented in Fig. 8-3. 
This means that when the chip resistor is powered to its max imum load at room 
temperature, a non-uni form temperature di stribution is developed in the assembly that 
is taken into account in this case. This case represents the actual temperature 
distribution in the assembly due to power cycli ng. The full temperature distribution 
obtained from the thermal analys is (sections 5.3. 1 and 5.3.2) was used in thi s case. 
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Fig. 8-2: Case A thermal hi story used in the elasto-plasti c ana lysis 
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Fig. 8-3: Case B thermal hi story used in the elasto-plastic ana lysis 
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8.3.3 Material Properties 
The chip resistor assembly consists of half the chip resistor itself, a solder joint, a 
copper pad and half the FR4 substrate. The chip resistor consists of several thin layers 
on an alumina substrate, as explained in Section 5.1. 1. However, the thin layers were 
neglected in the simulations as these do not significantly influence the reliability of the 
so lder joints. Therefore, the chip resistor was mode ll ed using onl y the materi al 
properties of 96 % alumina, which is its substrate material. The se lection of materia l 
properties for the other components of the assembly was straight fo rward. Properties of 
pure copper and FR4 were assigned to the copper pad and substrate respective ly. All 
const ituents, except the so lder joint, were modelled with isotropic linear e lasti c 
material properties. Table 8- 1 presents these material properties. 
The so lder joint was modelled using the non-l inear isotropic stress-strain properties of 
Sn3 .8AgO.7Cu solder, ignoring the effect of vo ids, grains and their orientations. These 
properti es were determined experi menta ll y as di scussed in chapter 6. As demonstrated 
there, the so lder joint material properties are very different from those of the bulk 
so lder. They also depend on the stra in rate and it was shown that the non-linear 
component of the experimental stress-stra in properties fo r the solder joint can be 
reproduced very well by the l ohnson-Cook equation. In order to estimate the s tress-
stra in properties for so lder, the strain rate during the reflow process was calculated . In 
thi s calculat ion, the chip resistor assembly was assllmed to be a multilayered structure 
with all layers the same length as shown in Fig. 8.4. Thus, the applied thermal stra in 
on the solder joint due to the relati ve di splacement between chip resistor and FR4 
substrate can be calculated as: 
8.7 
where c,sis the thermal strain rate in the so lder joint, a / is the CTE of FR4, a ", is the 
CTE of alumina and t:,T is the cooling rate following re flow. This strain rate during 
cool ing at a typical rate of 1.5 Kls was calculated to result in an approximate strain 
rate of 2.2 x I O-l S·I. Having calculated the strain rate, the required stress to produce 
thi s strain rate was calculated using the l ohnson-Cook model: 
182 
Chapter 8: Finite Element Simulation of Surface Mount Assembly 
Chip resistor 
Solder joint 
Copper pad (substrate) 
PCB (FR4) 
I- Length ~ I 
Fig. 8-4: Assumed multi layer chip resistor assembly 
0", = (27 + 95e;;" ' )(I + 0.08971n e;p ) 8.8 
where e,p IS equ ivalent plastic strain, IS the dimensionJess 
equ ivalent plastic strain rate . The Young' s modulus E for thi s strai n rate was 
calculated using the following relation: 
E = 0.434In(&) + 44.2 8.9 
which is a fit to the Young's modulus vs. stTain rate curve for the bulk so lder. The 
Young's modulus for the bulk so lder was used since its evaluation for the small-scale 
so lder joints was difficult. The stress-strain curve was modelled us ing a multi-linear 
isotropic material model in ANSYS and is shown in Fig. 8-5. This elasto-plastic 
material model uses the von Mises yield criterion with isotropic hardening. Since the 
material properties of the solder joint were determined on ly for room temperature, any 
temperature dependence of its material properties was neglected . The other properties 
used for the so lder joint are also presented in Table 8- 1. 
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Table 8-1 : Elastic materi al properties used in analys is [I 16, 134, 135] 
Young's Poisson's Coeffic ient of Material modulus 
ratio thermal expansion (G Pa) (ppml QC) 
Alumina 303 0.2 1 4.5 
Copper 11 5 0.343 17.0 
FR4 22 0.28 18.5 
Solder 39.5 0.4 21.2 
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Fig. 8-5: Stress-strain curve used fo r the solder 
8.3.4 Results and Discussion 
At point P (load step I) of the thennal history, the assembly temperature is 490 K, the 
melting temperature of the solder, so it is in a stress-free state. The rellow process is 
commonly used in surface mount soldering to create the so lder joints. In thi s process 
the whole assembly passes through an oven where the maximum temperature is above 
the melting point of the so lder a lloy. Hence it is important to know the stresses 
ind uced in the solder joint due to cooling of the assembly to room temperature (line 
PQ in Fig. 8-2 and 8-3). When the assembly temperature decreases from the initial 
stress-free state to room temperature (294 K), it is subj ected to thermal contraction in 
both translational (x and y) directions. ln thi s process the alumina resistor body 
contracts less than the FR4 substrate, since it possesses a much lower CTE than the 
substrate resulting bending of the assembly as illustrated by the total displacement plot 
in Fig. 8-6. This mechanism induces primarily shear stress in the solder joint. Onl y 
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the results for the solder joint are discussed due to scope of the study and the stress 
levels in all of the other materials were well below their yield/fracture strength. This 
FE simulation of the reflow process predicts the level of residual stresses in the solder 
joint at its end. The di stribution of both the equivalent and shear residual stresses at the 
end of cooling (from reflow, point Q in the thermal hi story) is illustrated in Fig. 8-7 (a) 
and (b), respecti vely. As shown in thi s fi gure, the maxima of both equivalent and shear 
residual stresses in the so lder joint a re at the same location at the interface between the 
so lder joint and the chip resistor. But, the minimum stresses are at different locations 
on the (i·ee surface of the so lder joint. The stresses at the end of the reflow can be 
termed as manufacturing induced stresses. The magnitude of the residual stress 
induced in the so lder joint is above the yield stress of the Sn3.8AgO.7Cu solder alloy 
at room temperature - 25 MPa. This causes plasti c deformation of the solder joint due 
to reflow. Figures 8-7 (c) and (d) illustrate the di stribution of equivalent and shear 
plastic strain at the end of re fl ow, and, as expected, the maximum plastic deformation 
is observed at the interface between the so lder joint and chip resistor. The locat ion of 
max imum stress and strain in the so lder joint is the same. The von Mises 
transformations (Eq. 7.2 and 7.3) show the predominant contribution of shear stress 
and strain towards the equi valent stress and strain . This indicates the importance of 
shear stresses in thi s type of so lder joint. 
Initial FE model 
o 0.0036 0.007 1 0.0 I 06 0.0 142 0.0178 0.02 14 0.0249 0.0285 0.032 
Fig. 8-6: Total di splacement magnitude plot for the assembly at the end of reflow 
(point Q in Fig. 8-2 and 8-3) 
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Fig. 8-7: Distribution of: (a) equi valent stress; (b) shear stress; (c) plastic equi valent 
strain; (d) plastic shear strain in 2D chip resistor assembly 
The evolution of stress and strai n in the solder joint was studied considering the shear 
component as it is the major contributor. Figures 8-8 (a) and (b) illustrates the 
evolution of both shear stress and total shear strain, respecti vely throughout the whole 
of the loading sequence. The total shear strain is a summation of elastic and plastic 
shear strains. The maximum stress location, which is a lso the location of max imum 
strain, in the solder joint was considered for thjs study. This location also provides the 
max imum strain range for a stabili sed cycle during cyclic thermal loading and 
therefore in the worst location for thermo-mechanical fatigue li fe estimation. As 
explai ned, point P (load step I) is the stress-free state, and the induced shear stress 
increases as the temperature of the assembly decreases to room temperature (point Q, 
load step 2). Hereafter the assembly is subjected to the temperature cycles hence the 
fluctuation in the shear stress which is observed. The shear stress range during the two 
successive cycles after the reflow process was about the same. It is evident from Fig. 
8-8 (b) that a significant plastic shear strain is induced during reflow so ldering. 
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Significantly less plastic strain (less than 0.3%) was observed in each of the success ive 
cycles compared to that observed at the end of reflow, indicating that the solder joint 
experiences little further plastic deformation during temperature cyc ling. 
Figures 8-8 (a) and (b) also provide a comparison of evolution of shear stress and total 
shear strain, respectively, between Case A (unpowered) and Case B (powered) types 
of account ing for thermal conditions within the same thermal hi story. The evolution of 
the total shear strain is very much the same for both load cases. However, the shear 
stress evolution for Case A and Case B is rather different. As the thermal conditions 
approach point R or T, the di fferences between the shear stresses become prominent. 
In Case A, the whole assembly is at 334.8 K, unlike Case B, where the spatial 
temperature gradient is considered at point R (load step 3) or point T (load step 5). 
Due to the higher uniform temperature distribution in Case A, the relaxation of the 
assembly is higher from its pia ti cally deformed state (point Q), which results in a 
greater reduction in the res idual shear stress than is observed in Case B. The amount of 
the residual stress decrease in Case A is about 35 % greater than for Case B. 
2D and 3D result comparison 
The elasto-plastic analysis for the chip resistor assembly was also carried out for the 
3D mesh. Figures 8.9 (a) and (b) show the di stribution of shear stress and plastic shear 
strain, respectively, in the 3D solder joint at the end of the reflow. The shear stress and 
strain di stribution patterns are practically the same as those observed for the 2D model 
with the maximum magnitude observed in the same location (the interface between 
so lder joint and chip resistor). A comparison of the evolution of shear stress and total 
shear strain in the 2D and 3D models made for the maximum shear stress location in 
the 2D model and the same location in the 3D model which is shown in Fig. 8-9 (a). 
These are illustrated in Figs. 8-10 (a) and (b) . For Case B, thi s comparison 
demonstrates that the predicted stress in the 3D model is slightly higher than for the 
2D model. The shear stress di stributions in both models are nearl y the same at R or T, 
as illustrated by Fi g. 8-11 , with difference of 3.1 MPa at the same location between 
them . 
187 
Chapter 8: Finite Element Simulation of Surface Mount Assembly 
= 
25 
~ 20 
'" Q.
E- IS 
'" 
'" 
'" ... 
- 10 
'" ...
'" '" 5 ..c 
'" 
0 
0.08 
.:: 
E 0.06 
-
'" 
... i'l 0.04 
..c 
'" ~ 0.02 
o 
f-
o 
0.07 
.; 0.0675 
~ 
'" 5 0.065 
..c 
'" ~ 0.0625 
o 
f-
0.06 
0 
o 
-Er- Case A 
---Case B 
2 ~ 4 j 
Load step 
(a) 
-Er- Case A 
2 
--- Case B 
2 3 
Load step 
(b) 
-Er- Case A 
---Case B 
3 
Load step 
(c) 
4 
4 
5 
5 
5 
6 
6 
6 
Fig. 8-8: Evo lution of: (a) shear stress; Cb) total hear strain ; Cc) total shear strain on a 
bigger scale in the 2D chip resistor simulation 
188 
Chapter 8: Fini te Element Si mulation of Surface Mount Assembly 
Comparison of the total shear stra in evolution fo r the 20 and 3D models shows similar 
differences to those for the shear stresses. Due to s lightl y higher stress leve ls in the 3D 
so lder joint model, the tota l shear strain prediction is also higher. The difference in 
predicted total shear strain between 20 and 3D models is about 10 % throughout the 
thermal hi story. As was a lso observed in the 20 analysis, hard ly any plastic 
deformation was observed during the two successive temperature cycles in the 3D 
analysis. Thus, both models illustrate that the refl ow process induces a lmost the entire 
plastic deformation taking place in the solder joint at the end of the analysis. 
<"~~ ...... . 0..,'>, " . "~'" 
"'. '" -_. 
- " . 
. .. 
12 0 IS) 1111 220 2$0 281 J20 3:1) )81 42 0 .0012 .(IOOZ4 00011 OOI'S 0.026 OOJH OGU O~j 9064 0073S 
Fig. 8-9: Distribution of: (a) shear stress' and (b) plastic shear strain in the solder jo int 
at point R of thermal hi story for 3D simulation 
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Conclusions 
The elasto-plastic analys is of the chip resistor assembly shows that a high level of 
residual stresses and strains are induced in the so lder joint due to reflow soldering. It 
can cause significant plastic defonnation of the so lder joint. An important observation 
from the elasto-plastic analysis was that the so lder joint was subjected to much smaller 
plastic deformations during the simulated temperature cycling after the reflow process. 
This indicates that the thermal hi story used in the s imulation after the reflow process is 
not inducing stress levels in the so lder joint which exceed the new yield stress of the 
so lder material. The similar stress and strain predictions from the 20 and 3D models 
suggest that the problem can be adequately simulated using the 20 plane-strain 
element formulation and that the variation of temperature in the thickness direction (Z-
direction) does not significantly alter the stress and strain pattern in the so lder joint. 
Since solder a lloys generally operate under conditions where signifi cant creep is 
anticipated , further analysis of the chip resistor assembly was carried out using the 20 
plane-stra in formulation considering and including creep as well as plastic behaviour 
in the so lder joint. 
8.4 Creep Analysis 
In order to achieve a more detailed understanding of the so lder joint long term 
structural integrity, creep ana lys is of the 20 chip resistor assembly was carried out. 
The geometry used for this simulation was the one used in the previous elasto-plastic 
analysis, and the boundary conditions remained the same as explained in section 8.3. 1. 
Inclusion of creep properties for the solder joint was the only addition to the 
previously described elasto-plastic model. Creep analysis of the resistor assembly was 
carried out for two different ambient conditions: one for power di ssi pation at room 
temperature and another for constant power di ssipation within a varying ambient 
temperature. Each creep analysis consists of two thermal load cases. One load case 
represents the traditional thermal cycl ing test wherein an uniform temperature 
di stribution is applied over the assembly, whilst the other load case represents the 
actual non-uniform temperature di stribution. The comparison of the results of these 
two cases helps evaluate the effect of non-uniform temperature distributions on fatigue 
damage to so lder joints. The detail s of these thermal cases are di scussed in their 
respecti ve sections. 
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8.4.1 Creep Material Properties 
In the chip resistor model, only the solder joint is given creep deforma tion properties 
in addition to its elasto-plastic material properties . Thus, both plastic and creep 
behaviour in the solder Joint were simultaneously modelled in the same simulation. 
The elasto-plastic materi al pro penies of the solder joint lIsed in the FE analys i were 
discussed in Section 8.3.3. In the same section, the material properties of the other 
constituents of the chip resisto r assembly were also presented. It is a common practi ce 
to characteri se the creep response of so lder joints so lely with a steady-state 
constitutive equation. The frequently used equation for the steady-state creep rate of 
solder is a hyperbolic sine law, and it was demonstrated in the previous chapter that 
thi s creep law is a very good fit to the experimentally obtained steady-state strain rate. 
As discussed in section 7.5, the creep behaviour of the so lder joint is di ffe rent for 
tensile and shear loads. Thus, two creep models have been identified that represents 
the two ex treme creep behav iours of the solder: one for highest creep strength (tensil e 
creep data for the strongest small -scale solder jo ints), called creep model I and the 
other for the lowest creep strength (shear creep data for the weakest small-scale so lder 
joints), call ed creep model 2. Creep model I is: 
. 4[ . ]<19 (-8772) E:, = 1.64 x 10 slllh 0.089u exp T 8.10 
and creep model 2 is: 
e., = 9.47 x 10· [sinh 0.1 04u ]'6 exp( - 8;72 ) 8.11 
The hyperbolic sine creep model is readil y ava ilable in ANSY and the relevant 
parameters used are presented in Table 8-2. These parameters were establ ished using a 
non-linear curve fitting method to the experimentall y obtained steady-state creep data, 
which was discussed in chapter 7. The solder joint was assumed to be vo id free and 
isotropic. 
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Table 8-2: Hyperbolic sine creep model parameters used in the A SYS simulations 
Value 
Parameter Defini tion 
Creep model I Creep model 2 
C l (S-I) Constant (B I) 1.64 x 10' 9.47x I0' 
C2 (MPa-l ) Stress multiplier (fJ) 0.089 0. 104 
C3 Stress exponent (p) 4.9 1.6 
C4 (K-I) Ratio QIR 8772 8772 
8.4.2 Creep Study for Power Dissipation Cycles at Room Temperature 
This section presents the creep studies carri ed out fo r the same chip resistor assembl y 
used previously in the elasto-plast ic analysis for power dissipation at room 
temperature. These simulations are representati ve of power cycling at room 
temperature with the objecti ve of demonstrati ng the effect of the non-un iform 
temperature distri bution in the resistor assembly when it is powered on the so lder joint 
fatigue life. Therefore, as discussed in section 8.3.2, two thermal load cases were 
considered in the creep study and these are di scussed below. 
8.4.2.1 Thermal History 
Specification of the thermal hi story is critica l for creep analysis since creep is the 
process of inelasti c accrual of strai n wi th respect to time under susta ined loading. The 
thermal hi story applied was the same as that used in the e lasto-plastic analysis, but 
with the consideration of time i.e. dwell duration at temperature extremes and a 
controlled rate of change of temperature. Two different ways of accounting for the 
temperature di stribution in the chip res istor assembly were considered, Case A and 
Case B. The thermal hi stories used in Case A and Case B are shown in Fig. 8-12 (a) 
and (b) respectively, while Fig. 8-1 2 (c) illustrates the power condi tion used to obtain 
the temperature di stribution in the chip resistor for Case B. Detail s of the thermal 
hi story are presented in Table 8-3. It consists of cooling from re fl ow, a one hour dwell 
at room temperature for stress relaxation to occur and then a temperature cycle. The 
cooling rate was 1.5 K/s whil st the ramps to the hot and cold dwell was based on the 
experimental measurement. The dwell times at temperature extremes were decided 
194 
Chapter 8: Fin ite Element Simulation of Surface Mount Assembly 
based on the temperature cycling studies carri ed out by other researchers [48, 80]. The 
two different ways of applying the temperature boundary conditions are di scussed in 
more detail below: 
Case A: This case is similar to Case A in the elasto-plastic analyses, but with the 
addition of ramps and dwell s as detai led in Table 8-3. In thi s case, a spatia lly uniform 
temperature distribution was assumed for the entire resistor assembly during the hot 
dwell (line ST in Fig. 8-12 (a» of the thermal hi sto ry. During this dwell the entire chip 
resistor assembly was at 334.8 K. This is the maximum temperature observed in the 
chip resistor assembly when it was powered at full rated load at room temperature. 
This case represents the generally used idealisation of temperature cycling with a 
uniform temperature and thus resembles typical thermal cycling tests. 
Case B: This load case is also similar to Case B in the elasto-plastic analyses. In thi s 
case a non-uni fo rm spatial temperature di stribution was progressively applied to the 
chip res istor assembly, as the temperature rose from room temperature to the hot dwell 
(line T in Fig. 8-12 (b» phase of the temperature cycle. Thus, Case B accounts for 
the actual non-uniform temperature distribution observed in the chip resistor assembly 
when it is powered at room temperature to its maximum load and represents power 
cycling at room temperature. The full temperature di stribution obtained from the 2 D 
thermal analysis of the chip resistor assembly at room temperature (as di scussed tn 
ection 5.3. 1) was used. 
Table 8-3: Detai ls of the thermal hi story specified for the creep analysis 
History step Duration 
Reflow process (PQ) 130 seconds 
Dwell at room temperature (QR) 3600 seconds 
Ramp to bot dwell (RS) 360 seconds 
Hot dwell (ST) 360 seconds 
Ramp to cold dwell (TU) 360 seconds 
Cold dwell (UV) 360 seconds 
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8.4.2.2 Results a nd Discussion 
C reep Model I 
In th is sect ion the simulation resul ts obtained when uSing the creep model 1 
parameters (Eq. 8. 10)) are di scussed. In the finite element analysis, the chip resistor 
was subjected to I 0 full temperature cycles after the post reflow dwe ll i.e. repetitions 
of the temperature cycle RSTUV in Figs . 8- 12 (a) and (b). The stress and strain results 
from th is simulat ion are presented only for the solder joint, since it is the principal area 
of interest in thi s work . Equivalent and shear thermal stresses in the so lder joint were 
stud ied at the end of reflow and those stress di stributions are ill ustrated in Fig. 8-13 . 
As explained in the elasto-plasti c analysis, shear stress is predominant in the solder 
j oint and it contributes to most of the equivalent stress. The inclusion of creep 
properti es resulted in a 3 MPa reduction of residual stress levels in the so lder joint. 
The max imum and minimum stresses fo r both the equivalent and shear stress are 
observed at the same locations as those observed in the elasto-plastic analysis. Again 
the magnitude of the res idual stress induced in the solder joint is above the initial yield 
stress of the Sn3.8AgO.7Cu so lder a lloy at room temperature - 25 MPa. This causes 
plastic deformation of the so lder joint during cooling fro m reflow temperatures. 
As explained, shear stress is the dominant stress component and its evolution for both 
thermal load cases was studied at the max imum shear stress location in the so lder 
joint. The shear stress evolution during the post reflow cooling, the dwe ll at room 
temperature, and the successive 10 temperature cycles is illustrated in Fig. 8-14. It 
demonstrates that the induced stress at the end of reflow diminishes by about 20 % due 
to creep relaxation duri ng the dwell at room temperature. Its evolution is the sanle for 
both load cases unti l the end of the room temperature dwell , due to the thermal hi story 
being identical up to thi s point. The stress variations during the temperature cycle for 
both load cases are also simi lar. However, the stress range for Case A is Iligher than for 
Case B, due to the more rapid stress relaxation in the assembly during the hot dwell. 
The di fference in the relaxation between Cases A and B is evident from the 
comparison of shear stress distributions at the beginning of the hot dwe ll (point S in 
Fig. 8-1 2 (a) and (b)) which is illustrated in Fig. 8-1 5 where lower stress levels are 
observed fo r Case A. Figure 8-14 also demonstrates that the distribution of stresses in 
the so lder joint is s imi lar during the cold dwell s. It is also clear from the stress 
evolution results presented in Table 8-4 tha t the stress range has a lmost stabilised after 
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the 81h cycle. It can also be observed from the shear stress evol ution that the maximum 
stress in the temperature cycles does not exceed max imum stress achieved in the first 
temperature cycle which is the same as the maximum residual stress. This indicates 
that after the first temperature cycle there is no further plastic deformation in the 
solder joint during successive temperature cycles and hence all of the irreversible 
deformation is only the result of creep. 
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joint at the end of reflow (po int Q in Fig. 8-12) 
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Fig. 8- 14: Evol ution o f shear stress in the solder joint for creep model I 
Table 8-4 : Stress range in the solder joint with creep model I 
and power dissipation cycling at room temperature 
Case A Case B 
Cycle 
Shear stress range Shear stress range 
I 18.0 13.0 
2 20.3 15.6 
3 21.0 16. 1 
4 21.4 16.3 
5 2 1.6 16.4 
6 2 1. 8 16.7 
7 22 .0 16.8 
8 22 .1 16.9 
9 22.2 17.0 
10 22.2 17.0 
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Fig. 8-15: Distribution of shear stress in the so lder joint at the beginning of the first 
hot dwell : Ca) Case A; Cb) Case B 
The evolution of accumulated inelastic stra in in the so lder joint was also swdied for 
the entire thermal hi story. The total inelastic (plastic) strain is the sum of strains due to 
both plasticity and creep. Since the stress level induced in the so lder joi nt at the end of 
reflow is in the plastic region, inelastic strain occurs. At the same time, time dependent 
deformation in the solder joint, due to creep, also contributes to the permanent strain. 
However, as explained earlier after the end of reflow, any further inelastic strain 
deformation in the solder joint is mainly due to creep. Figure 8-16 shows the evolution 
of accumulated inelastic strai n at its maximum location, which is the max imum stress 
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location, in the so lder joint for cases A and B. As expected, the accumulated inelast ic 
(plastic) strain at the end of 10 temperature cycles is greater for Case A, due to its 
wider temperature cycl ing range. The retlow simulation contributed 59 % and 63 % of 
the total accumulated inelastic strain respectively for cases A and B, with the 
remainder due to the room temperature dwell and 10 temperature cycles. Each 
temperature cycle after the room temperature dwell results in an incremental increase 
in the levels of inelastic strain, wh ich becomes constant after few cycles. The 
accum ulation of inelastic strain fo r each temperature cycle was compared between 
Cases A and B, and is presented in Table 8-5. It decreases as the temperature cycle 
progresses, stabili sing after 8 cycles. The stabilised cyclic inelasti c strain is 45 % 
higher for Case A than for Case B, which is the effect of the non-uni fo rm temperature 
distribution in the assembly during the hot dwell periods. This difference in stab ili sed 
inelastic strain range has a direct implication for the fatigue life of the solder joint, 
which is discussed later. 
Table 8-5 : Predicted inelastic strain range in the solder joint for 
power di ssipation at room temperature for creep model I 
Cycle 
Inelasti c strain range 
Case A Case B 
I 0.0039 0.0039 
2 0.0029 0.0024 
" 0.0025 0.0020 .) 
4 0.0022 0.0017 
5 0.0020 0.0015 
6 0.00 19 0.00 14 
7 0.0018 0.0013 
8 0.0017 0.00 12 
9 0.0016 0.00 11 
10 0.0016 0.0011 
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Fig. 8-16: Evolution of accumulated inelastic shear strain at the maxImum stress 
location in the so lder joint for creep model I 
C reep Model 2 
In thi s finite element creep analysis of the chip resistor assembly, the solder jo int was 
modelled using creep model 2 (Eq. (8. 11 ». The creep analysis again included 10 
temperature cycles fo llowing the reflow process and dwell at room temperature. A 
study of stress and strain distributions and their evolut ion in the solder joint was 
performed, as for the previous creep analysis. The distribution of the equivalent and 
shear stress in the so lder joint at the end of reflow is illustrated in Fig. 8-17. The 
di stribution of both equivalent and shear stress is similar to that observed for creep 
model I, with the maximum stress occurring at the same location in the so lder joint as 
for model I . However, the absolute levels of stress in the so lder joint are lower due to 
the more rapid creep relaxation than in the previous creep model. These lower stress 
levels are well below the yield strength of the solder joint, and hence there was no 
plastic deformations due to cool ing from reflow. 
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Fig. 8- 17: Distribution of: (a) equiva lent ; (b) shear thermal stress in the solder joi nt at 
the end of renow (point Q in Fig. 8- 12) 
As expected, shear stress is the dominant stress component in this creep analysis as for 
creep model I, and its evolution for both thermal Cases A and B at the maximum 
stress location in the solder joint was studied. Figure 8- 18 shows the evolution of shear 
stress for renow, the dwell at room temperature and the 10 temperature cycles for both 
thermal cases. The more rapid creep relaxation at room temperature results in a greater 
decrease in the residual stresses, and as a result the solder joint is almost in a stress-
free state, which is evident frol11 Fig. 8-18. The shear stress evolution is the same for 
cases A and B until the end of the room temperature dwell , and the stress cycles during 
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the following temperature cycles were also simi lar. The shear stress range for Case A 
is marginally higher than that for Case B, due to the greater stress relaxation of the 
assembly at Case A's higher temperatures . The stress range for each cycle is constant 
for both cases throughout temperature cycling. 
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Fig. 8-18: Evolution of shear stress in the so lder joint for power cycling at room 
temperature for creep model 2 
The evolution of accumulated inelastic strain in the solder joint was again compared 
between cases A and B, and is shown in Fig. 8-19. In thi s creep analysis there was no 
plastic deformation observed because throughout the simulation the stress levels in the 
solder joint remained below its yield strength. Therefore, all of the inelastic strain in 
the solder joint was due to creep, unlike the previous creep model I simulations. The 
reflow simulation resulted in 18 % and 23 % of the total accumulated inelastic strain 
for case A and 8 respectively. As for creep model I, the repeated temperature cycles 
resul ted in incremental increase in inelastic strain. The accumulated inelastic 
(permanent) strain at the end of 10 temperature cycles is greatest for Case A, due to its 
higher temperatures. The inelastic strai n for each temperature cycle is presented in 
Table 8-6 and it shows that the strain range stabilises after the first cycle for both 
cases. Again , the stabilised creep strain range is 45 % higher for Case A compared to 
Case 8 , which is the effect of the non-uniform temperature distribution in the 
assembly during the hot dwell periods. This difference in the stabilised inelastic strain 
has direct implications for the fatigue life of the solder joint. Knowing the stabilised 
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inelastic strain, the number of temperature cycles for achieving the inelastic strain 
resulted due to reflow was calculated to be 2 and 3 fo r cases A and B, respecti vely. The 
comparison of stab ilised inelastic strain between creep models I and 2 illustrates the 
importance of the creep model used . Creep model 2, which represents the lowest creep 
res istance offered by the so lder joints tested under shear load, resulted in the hi gher 
stab ilised inelasti c strain range. Its impl ications for the solder joint fati gue li fe are 
discussed in the following section. 
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Fig. 8-1 9: Evolution of inelastic strain in the solder joint for power di ssipation at room 
temperature for creep model 2 
Table 8-6: Predicted inelastic strain in the so lder joint fo r 
power di ss ipation at roo m temperature for creep model 2 
Cycle 
Inelasti c strain range: 
Case A Case B 
1 0.0331 0.0233 
2 0.0319 0.0220 
0 0.0319 0.0220 J 
4 0.0319 0.0220 
5 0.0319 0.0220 
6 0.0319 0.0220 
7 0.0319 0.0220 
8 0.0319 0.0220 
9 0.0319 0.0220 
10 0.0319 0.0220 
205 
Chapter 8: Finite Element Simulation of Surface Mount Assembly 
Fatigue Life Estimation 
There are two parts in the estimation of fa ti gue li fe . These are: estimation of fati gue 
li fe consumed by rellow before temperature cycling and fatigue li fe estimation of post 
re llow thermal cycling. The life consumed by rellow was calculated considering the 
inelastic strain from the stabilised cyc le. Thus the calculated fatigue life fo r both the 
creep models I and 2 are presented in Tables 7 and 8 respectively. In case of creep 
model I, 24 and 36 thermal cycles were consumed by the re llow respecti vely fo r 
Cases A and B thermal conditions. However, with creep model 2 it is j ust 2 and 3 
cycles fo r Cases A and B respect ively. 
As discussed in chapter 4, estimation of the fat igue li fe of solder joint fo r post rellow 
thermal cycles may be based on the stra in range or strain energy ca lculated fo r the 
intact so lder joint. Finite element analysis is generall y used to calculate these va lues of 
strai n or energy. These values are used as inputs to empirical expressions that are used 
for the life calculation. Examples of these ex pressions, including the Coffin-Manson 
equation, were di scussed in section 4.4. In thi s research, to quantify the effects of both 
the non-uni fo rm temperature distribution and the type of creep model on the fa ti gue 
li fe, the Coffin-Manson equation (Eq. (4.4)) was used. Various researchers have 
eva luated the parameters of the Coffi n-M anson equation fo r di fferent compos itions of 
lead-free solder. [n th is research, the parameters obtained by Pang et al. [136] were 
used, which are fo r a so lder joint composition of Sn3.8AgO.7Cu using a fa ilure criteri a 
of 50 % load reduction in the so lder. These parameters were deri ved from the 
experimentall y obtained reliability data for a single lap shear joint. Their values o f 
parameters r and Cl were 0.9 13 and 26.3 , respecti vely. Thus, the life prediction model 
for SnAgCu solder joints is: 
8.12 
The inelastic strain (D.&", ) used for a sessment of the fatigue li fe was that for the 
stabili sed temperature cycle pred icted by the fi ni te element analysis. The predicted 
respecti ve stabilised inelastic strain and fatigue li fe for the di ffe rent so lder joint using 
Eq. (8. 12) are presented in Tables 8-7 and 8-8. The predicted li fe has taken into 
account of the life consumed by the re llow. Load case B results in a higher predicted 
fa tigue life for both creep models. Thus, consideration of the actual (non-uniform) 
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temperature distribution in the assembly resulted in a 50 % improvement In the 
predicted fatigue life for both creep models. The implication of the two different creep 
material models used in the creep analysis is very clear from the fat igue life 
estimation . The predicted fatigue life is higher (27 times) for creep model I than creep 
model 2 due to the lower stab ili sed inelastic strain, which is the result of the higher 
creep resistance predicted by creep model 1. The comparison of fat igue life consumed 
by refl ow with that of post re fl ow sowed the effect of inelast ic strain due to reflow on 
the fatigue life of so lder j oi nt is insignificant. 
Table 8-7: Predicted fatigue li fe of the so lder joint with Case A 
thermal cond iti on for power cycling at room temperature 
Case A 
Creep model 
Stabilised Consumed fatigue li fe Fatigue life 
Ine lastic strain by reflow (cycles) (cycles) 
1 0.0016 24 41430 
2 0.03 19 2 156 1 
Table 8-8: Predicted fa tigue life of the solder joint with Case B 
thermal condition fo r power cycling at room temperature 
Case B 
Creep model 
Stabi lised Consumed fatigue life Fatigue li fe 
Inelastic strain byr eflow (cycles) (cyc les) 
1 0.00 11 36 62452 
2 0.0220 3 2346 
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8.4.3 Creep Study for Constant Power Diss ipation within a Varying 
Ambient Temperature 
This section presents the creep analyses for the resistor assembly at a constant power 
dissipation within a vary ing ambient temperature. As di scussed in section 5.1, in 
applications such as automotive, aerospace etc. the ambient temperature may va ry 
signifi cantly whil st an electro nic assemblies constantly di ssipates power. In these 
conditions the temperatures in the assembly are above the ambient temperature. 
However, both in actual thermal cycl ing tests and their simulation, it is usua l practice 
that electronic assemblies are themlally cycled between two extreme ambient 
temperatures whilst neglecting the temperature grad ients due to power dissipation. 
Therefore, this section demonstrates the effect of a non-uni form temperature 
distribution (thermal load Case D) for constan t power dissipation wi thin a varying 
ambient temperature by comparing it aga inst a uniform temperature distribution 
(thermal load Case C). 
8.4.3.1 Thermal History 
To decide upon the thermal hi story, the chip resistor was assumed to be continuously 
dissipating power (at its de-rated level of, 0. 15 W, due to its operating in an ambient 
temperature higher than 70 °C or 343 K) within an ambient temperature varying 
between 398 K and 2 18 K. Two approaches (cases C and D) to accounting for these 
thermal conditions were considered in thi s creep analysis. The thermal hi stories are 
simi lar to those used in the previous creep analysis, but with a wider ambient 
temperature range. The thermal hi stori es used in cases C and D are shown in Fig. 8-20 
(a) and (b) respecti ve ly, while Fig. 8-20 (c) illustrates the power di ss ipation used to 
obtain the temperature di stribution in the chip resistor. The detai ls of the thermal 
hi story are presented in Table 8-9, which is slightly di ffe rent from the one used in the 
previous analysis with an additional ramp 10 the hot dwell temperanlre (line RS in Fig. 
8-20 (a) and (b» before starting the first temperature cycle. Addition of this ramp 
allows the same ramp rate as that used in the previous thermal hi story. The two 
different approaches to accoun ting for the temperature rise due to the power 
dissipation are discussed below: 
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Case C: This case is similar to Case A in the previous creep analysis but with a wider 
temperature range. In thi s case, a spatially uniform temperature distTibution was 
assumed for the entire resi stor assembly during the hot dwell (line ST in Fig. 8.17 (a» 
of the thermal hi story. During thi s dwell the entire ch ip res istor assembly was at 398 
K, which is the maximum ambient temperature at which the chip resistor can be 
operated. When the temperature in the assembly was ramped down to a co ld dwell 
(line UV in Fig. 8.17 (a», the assembly was again assumed to be in the uniform 
temperature di stribution state. The temperature during the cold dwell was 2 18 K, 
which is the minimwn ambient temperature at which the chip res istor is des igned to 
operate. Hence, thi s case represents the generall y used idealisation of temperature 
cycling with a uniform temperature distribution and thus resembles typical thermal 
cycle tests with temperatures ranging between 398 K and 218 K. 
Case D: This case represents the actual temperatures in the continuously power 
di ss ipating chip resistor assembly when the ambient temperature varies between 398 K 
and 2 18 K. Unlike Case C, a non-uniform temperature di stribution was used during 
both hot and cold dwell s (lines ST and UV, respectivel y, in Fig. 8-17 (b» to take into 
account temperature gradients due to power dissipation . These non-uniform 
temperature distributions are taken from the thermal ana lysis of 20 assembly that was 
discussed in section 5.3.1. 
8.4.3.2 Results and Discussion 
Creep Model J 
This ana lysis was carried out using creep model 1 (Eq. 8.10) for the so lder joint. In 
thi s analysis, the chip resistor was subj ected to 10 cycles of temperature cycle 
STUVW (F ig. 8-20 (a) and (b» after the dwell at room temperature. The distri bution 
and evolution of stresses in the so lder joint was studied for the entire time range. Since 
the thermal hi story until the end of the room temperature dwell used in this creep 
analysis was the same as that used in the previous creep analyses the stress 
di stribution was the same as that discussed in secti on 8.4.2.2 up to this point. 
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Fig. 8-20: Thermal histo ries used for creep analyses for powered temperantre cycling: 
(a) case C; (b) case 0 ; (c) power di ssipation 
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Table 8-9: Detail s of thennal hi story used fo r constant 
power di ssipation within varying ambient temperatures 
History step Duration 
Refl ow process (PQ) 144 seconds 
Dwell at room temperature (QR) 3600 seconds 
Ramp to hot dwell (RS) 208 seconds 
Hot dwell (ST) 360 seconds 
Ramp to co ld dwell (TU) 360 seconds 
Cold dwell (UV) 360 seconds 
Ramp to hot dwell (YW) 360 seconds 
The evolution of shear stress in the so lder was studied over the entire time range o f the 
creep analysis at the max imum stress location in the solder (refer Fi g. 8-1 3 (b». Figure 
8-2 I demonstrates the evolution of shear stress at that location. The stress vari ation 
shows that the induced stress at the end of refl ow diminishes due to creep relaxation 
during the room temperature dwell. Its evolut ion is the same for both cases C and 0 
until the end of the dwell , due to them experiencing the same thermal hi story. The 
stress variation during the temperature cycle for both cases C and 0 is similar to case 
A and B. However, it is clear from the stress evolution that due to the wider cyclic 
temperature range the max imum stress level induced in the solder joint during each 
cold dwell reaches the yie ld stress, which results in further plastic de formation of the 
so lder j oint. As presented in Table 8- I 0, the stress range for Case C is marginall y 
higher than that for Case 0 , which is due to greater stress relaxation in the solder in 
Case C during the ramps from the co ld dwell to the hot one. During the co ld dwell 
(line UV in Fig. 8-20 (a) and (b» for Case C, the homologous temperature (r ,,) fo r the 
solder joint was about 0.44 and hence the creep in the so lder joint was slow, resulting 
in a nearly constant stress in the solder j oint during thi s period. A similar observation 
was made fo r Case 0 , even though the homologous temperature in the solder joint 
increased to about 0.49. It can also be seen from the stress results that the shear stress 
range had largely stabilised after the second temperature cycle. 
The evolution of accumulated inelastic stra in in the solder joint during the simulation 
was stud ied. Figure 8-22 illustrates the evolution of accumulated inelastic strain at the 
max imum inelastic strain range location (the max imum stress location) of the so lder 
j oint fo r cases C and D. With the incremental increase in the accumulated inelasti c 
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strain for every temperature cycle, both cases C and D exhibit observation made in the 
earli er creep analyses. Due to the higher operating temperature, Case D resu lts in 
higher inelastic strain accumulation at the end of the creep analysis. A comparison of 
the contributions of plastic and creep strain to the total inelastic strain for the 
simulated time range is presented in Figs. 8-23 (a) and (b) respectively for cases C and 
D. Thi s comparison shows that the plastic strain increment due to plasticity is the same 
for each temperature cycle for both thermal cases. It is clear fro m these figures that the 
creep strain accumulation is greater for both cases. At the end of 10 cycles the plasti c 
stra in contribution is abo ut 46 % fo r Case C while for Case D it contributes 36 % to 
the total accumulated inelastic strain. The accumulation of the inelastic strain for each 
temperature cycle was compared between cases C and D and it is presented in Table 8-
11 . Figure 8-24 shows the hysteres is loops for the shear stress-strain in Case C and it 
illustrates that the inelast ic strain accumu lation stabili sed after the 6th temperature 
cycle for both cases. The stabilised cyclic accum ulation of inelasti c strai n for Case D 
is 22 % higher than for Case C, which is a result of the non-uni fo rm temperature 
di stribution in the assembly and its effect on the fat igue life is discussed later in the 
section. Unlike the previous creep ana lyses, the inelastic strain due to reflow resulted 
in only 10 % and 9 % of the total accumulated inelastic strain respecti vely fo r cases C 
and D. 
30 L 10 temperature cycles ·1-I 
r--. 1"'1 t-
,...., l- t- ,.... ,..... ,.., n fl ,.-., 20 '" ~ 10 --Case C ......., 
'" - CaseD 
'" <1) ~ \ .b 0 '" iii V If V V ~ ~ l ~ ~ -10 r/J 
-20 
0 5000 10000 15000 20000 
Time (s) 
Fig. 8-2 1: Evolution of shear stress in the solder joint for creep model 2 over the entire 
simulation 
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Table 8- 10: Predicted stress range in the solder joint using creep model I and 
constant power di ssipation within a varyi ng ambient temperature 
Cycle 
1 
2 
" ~
4 
5 
6 
7 
8 
9 
10 
0.45 
0.36 
c 
.... 
1i 0.27 
Ul 
() 
·z 
Ul 0.18 ro 
Q) 
c 
...... 0.09 
0.00 
0 5000 
Shear stress range (MPa) 
Case C 
37.0 
38.8 
39.0 
39.1 
39.1 
39. 1 
39. 1 
39. 1 
39.1 
39. 1 
Case 0 
36.1 
37.1 
37.3 
37.3 
37.3 
37.2 
37.2 
37.2 
37.2 
37.2 
10 temperature cyc les 
10000 
Time Cs) 
--Case C 
- CaseD 
15000 20000 
Fig. 8-22: Predicted evolution of accumulated inelastic strain in the solder joint lIsing 
creep model I for constant power di ss ipation within a varying ambient temperature 
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Fig. 8-23: Evolution of plastic and creep strain in the solder joint using creep model I 
fo r constant power di ssipation within a varying ambient temperature: (a) Case C; Cb) 
Case D 
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Table 8- 11 : Predicted inelastic strain accumulation in the so lder joint usi ng creep 
model I for constant power dissipation within a varying ambient temperature 
30 
.--.. 
~ 20 
--;: 10 
Vl 
~ 
t:: 0 
i;; 
~ -10 
r:/) 
-20 
Cycle 
I 
2 
0 
~ 
4 
5 
6 
7 
8 
9 
10 
~ 
o 0.05 
Inelasti c strain range 
CaseC Case D 
0.0137 0.0 195 
0.0 167 0.0223 
0.0 182 0.0238 
0.0 192 0.0244 
0.0 198 0.0247 
0.0200 0.0247 
0.0202 0.0248 
0.0202 0.0248 
0.0202 0.0248 
0.0202 0.0248 
,/ f f (If 
v\ \\'\~ 
0.1 
Shear strain 
0. 15 0.2 
Fig. 8-24: Shear stress-strain hysteresis loop for thermal Case C using creep model 1 
Creep Model 2 
A simulation of the chip resistor assembly for the thermal hi stories explained in 
section 8.4.3.1 was also carri ed out employing creep model 2 (Eq . (8. 11 ». The 
resu lting stress di stribution in the solder joint unti l the end of the dwell at room 
temperature (point R in Fig. 8-20 (a) and (b» is s imilar to that discussed in Section 
8.4.2.2. The evolution of shear stress at the maximum stress location (Fig. 8-13 (b» in 
the so lder joint is illustrated in Fig. 8-25 for both cases C and D. The evolution of the 
shear stress until the end of cooling from reflow resembles that di scussed above for 
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creep model 2 for power di ssipation at room temperature (section 8.4.2.2). However, 
as occurred fo r creep model 1 for these loading conditions, the stress range is higher 
than in cases A and B and exceeds the initial residual stress level during each 
temperature cycle, caus ing add itional plastic deformation. The stress evolution also 
showed that at the end of the hot ramp (line YW in Fig. 8-20 (a) and (b)) the stress in 
the so lder joint become nearly zero. Therefore, the creep relaxation during the hot 
dwell is absent in both cases C and D. As observed in the s imulation using creep 
model 1, the stress range is higher for Case C and is largely stabili sed after the 7th 
temperature cycle for both thermal cases, as presented in Table 8-12. It is also clear 
from the shear stress-strain hysteresis loop presented in Fig. 8-26. 
As for a ll other creep simulations, the accumulated inelast ic strain exhibited 
incremental accumulatio n of strain in every temperature cycle which is shown in Fig. 
8-27. The contribution of both plastic and creep strain to the inelastic strain was 
studied and its comparison in presented in Fig 28 (a) and (b) respectively for cases C 
and D. The plastic strain contributed about 2 % and 0.4 % to the accumulated inelastic 
strain at the end of 10 cycles for cases C and D respecti vely, wh ich is much lower than 
the creep strain contributions of 98 % and 99.6 %. For the stabili sed temperature 
cycle, Case D showed a higher inelastic strain accumulat ion than Case C, wh ich is due 
to the wider cyclic temperature range. Table 8-13 presents the calculated inelastic 
strain for each temperature cycle. Th is is different to the room temperature load cases, 
where the strain per cyc le initially increased as cycling progressed, but stabili sed after 
7 cycles. The stabili sed inelastic strain range is 22 % higher for thermal Case D 
compared with Case C, since Case D includes the non-uniform di stribution of 
temperature due to continuous heat dissipation. The implications of thi s for the fatigue 
life are di scussed later. The inelastic strain due to reflow resulted in on ly 7 % and 6 % 
of the total accumulated inelastic strain respectively for cases C and D. 
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Fig. 8-25: Evolution of shear stress in the so lder joint for creep model 2 over the entire 
simulation 
Table 8-12: Stress range in the so lder joint with creep model 2 and 
constant power di ss ipation within a varyi ng ambient temperature 
Shear stress range CM Pa) 
Cycle 
Case C Case D 
I 20.5 18.6 
2 2 1.6 19.3 
0 22.2 19.6 ~ 
4 22.7 19.8 
5 23. 1 20.0 
6 23.4 20.2 
7 23.6 20.4 
8 23.9 20.4 
9 24.2 20.5 
10 24.2 20.6 
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Fig. 8-27: Evolution of accumulated inelastic strain in the solder joint using creep 
model 2 for constant power dissipation within a varying ambient temperature 
Table 8-13: Predicted inelastic strain accumulation in the solder joint using creep 
model 2 for constant power di ssipation within a varyi ng ambient temperatw'e 
Cycle Inelastic strain range 
CaseC Case D 
I 0.0859 0. 1043 
2 0.0862 0.1046 
, 0.0863 0.1047 J 
4 0.0864 0.1048 
5 0.0864 0.1048 
6 0.0864 0.1048 
7 0.0866 0.1049 
8 0.0866 0.1049 
9 0.0866 0.1049 
10 0.0866 0.1049 
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Fig. 8-28 : Evolution of plastic and creep stra in in the so lder joint using creep model 2 
for constant power diss ipation within a varying ambient temperature: (a) Case C; (b) 
Case D 
Comparison of the results for creep models I and 2 for varying an1bient temperature 
creep s imulations shows the importance of selecting the appropriate creep model for 
the so lder joint. Creep model 2, which was derived from the lowest measured creep 
res istance of the so lder joints, resulted in a higher stabi lised inelasti c cyclic strai n than 
fo r creep model I . Comparison of the stabilised inelastic strain ranges between cases C 
and D shows the effect of considering the powered (non-uniform) temperature 
distribution in such simulat ions. 
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Fatigue Life Estimation 
As for the room temperature creep ana lyses, the fatigue life was pred icted for both 
reflo w and post refl ow thermal cycling. The predicted li fe is presented in Tables 14 
and 15 respecti vely for Cases C and D. In case of creep model I , just 2 thermal cyc les 
were consumed by the refl ow for both the thermal Cases C and D. However, with 
creep model 2 it is onl y one cycle . 
The post refI ow so lder joint fatigue li ves for Cases C and 0 were also estimated to 
identify the effects of the non-uniform temperature d istribution and choice of creep 
model. The Coffin-Manson equatio n (Eq. (8.1 2)) and its constants used to predi ct the 
fat igue life were di scussed in Section 8.4.2.2. The inelastic strain range was taken 
from the stabi lised cycle. The predicted fati gue life o f the so lder jo int based on Eq. 
(8. 12) is presented in Table 8- 14. Case 0 , which represents the non-uniform 
temperature distribution in the assembl y, showed a lower fatigue li fe for both creep 
models (creep model I and 2) . Thus, the considerati on o f the actual (non-uniform) 
temperature di stribution in the assembl y resulted in a 20 % decrease in the fati gue li fe 
fo r both creep models compared with the ideali sed (un ifo rm) temperature distribution. 
The impact of the two different creep mate rial models used in the creep analys is is also 
clear from the fatigue li fe compari son. The predicted fati gue life fo r creep model 2 in 
onl y 20 % of that for mode l I due to its lower creep resistance, whic h results in a 
higher stabili sed inelastic cycli c strain . The comparison of fati gue li fe consumed by 
refIow with that of post refI ow showed that the effect of inelastic strain due to refI ow 
on the fati gue life of solder jo int is insignificant. 
Table 8-14: Predicted fati gue life of the so lder joint wi th Case C thermal 
condition fo r constant power di ss ipatio n within a varying anl bient temperature 
Case C 
Creep model 
Stabi lised Consumed fati gue life Fati gue life 
I nelasti c strain by refI ow (cycles) (cycles) 
I 0.0202 2 2577 
2 0.0866 2 522 
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Table 8-15 : Predicted fati gue li fe o f the so lder joint with Case 0 thermal 
condition for constant power di ss ipation within a varying ambient temperature 
Case 0 
Creep mode l 
Stabilised Consumed fati gue life Fati gue life 
Inelast ic strain by re fl ow (c:ycle~ (cycles) 
I 0.0247 I 2068 
2 0. 1049 I 423 
8.5 Summary 
The discussed finite e lement ana lyses included two di ffe rent creep models and two 
thermal cases each fo r power di ssipatio n at room temperature and within a varying 
ambient temperature. Both plasti city and creep behaviour in the solde r joint were 
simulated . The following points summari se the o utcome of these FE analyses: 
I. The 20 and 3D simulations of the chi p resistor assembl y showed that the chip 
resistor assembl y can adequately be modelled using the 2 0 plane strain 
fo rmulation. 
2. Plastic deformation III the solder joint during manufacturing depends on the 
material model, which is ev ident from the plastic strain resul ts in the so lder at the 
end of the re flow. There is no further plasti c deformation during temperature 
cycling in the case of power di ssipati on at room temperature, however, the 
varying ambient conditions resulted in further plastic ity due to wider temperature 
range during cycling. 
3. The simulation including creep of the surface mount assembly showed the no n-
uniform temperature distribution thermal case (Case B) for power di ss ipation at 
room temperature resulted in a 45 % lower stabilised cyclic ine lasti c strain than 
fo r the traditional!unpowered uniform temperature di stri bution case (Case A) . 
Thi s di fference in the stabilised inelasti c strain improved the fati gue li fe of the 
so lder joints by 50 %, as shown in Figs. 8-29 and 8-30. 
4. Thermal Case 0 , which accounts for the non-uni fonn temperature di stributio n, 
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in the simulation of continuously heat-dissipating chip resistor assembly within a 
varying ambient temperature yielded 22 % higher stabilised inelastic cycli c 
strain than for the general uniform temperature distri bution case (Case C). This, 
in turn, resulted in a 20 % lower prediction of fati gue life for the so lder joints, as 
shown in Figs. 8-29 and 8-30. Therefore, the power dissipation must be treated 
case by case. 
5. The two different creep material models, which represent the two potentia l 
extremes of the mechanical behaviour of the solder joints, showed a very 
s ignificant effect on the stabilised ine lastic strain and, therefore, on the fatigue 
life of the solder joint. 
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9. Conclusions and Future Work 
This thesis has focused on two important research novelties on the reliab il ity in lead-
free so lder joints. First, the determination of the effect of size and microstructure on 
mechanica l behaviour of small -scale Sn3.8AgO.7Cu so lder joints that are 
commensurate in scale and thermal hi story wi th the real application. Second, the effect 
of a reali stic non-uniform temperature di stribution in a surface mount assembly on the 
so lder joint rel iability considering di fferent thermal cases. The above research 
novelties along with other results are di scussed be low: 
Temperature Study fo r a Powered Surface Mount Assembly 
I. In thermal cycling tests or FEA of electronic assemblies, it is generall y assumed 
that the temperature within the assembly is uniform. However, the experimenta l 
study illustrated the non-uniform di stribut ion of temperature in a typica l surface 
mount assembly when powered, which clearl y demonstrated the assumption of 
un iform temperature di stribution is unlike the actual thermal conditions duri ng 
operation. This study a lso provided quantitati ve data for use as boundary 
conditions in the subsequent stress analyses. Similar non-uniform temperature 
di stributions can be expected in other e lectronic assembl ies such as BOA, flip-
chip etc. when these are powered. 
Tensile Testing of Lead-Free Solder 
I. The properties of a so lder joint are greatl y influenced by its microstructure and 
size. The solder joints manufactured for thi s work generall y contained a finer 
microstructure than the re flowed bulk so lder, which contributed to the increased 
strength of the solder joints compared with bulk solder. It has also been shown 
that the so lder joints exhibit size effect whereby their tensile properti es increase 
wi th reducing size. Hence, the so lder joint exhibited signi fican tl y higher tensile 
properti es than the bulk so lde r. Also, the contributions of s ize and microstructure 
effect on solder material properti es were quantified with the help of FEA. 
Therefo re, it has been shown that the use of tensile properties determined for a 
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bulk solder sample in FEA will not a llow an accu rate estimate of the solder joint 
reli ability. 
2. The stress-strain properti es of the solder joints are dependent on the strain rate. 
The hardening behaviour of the solder joint increases with increasing load rates 
or strain rates, as demonstrated by the increased ultimate strength. As the load 
rate increases, the time available for processes such as grain boundary sliding, 
dynamic recovery and re- crystalli sation decreases, thus the load required for the 
fa ilure of the joint increases. The strain rate dependency of stress-strain 
properties in the solder j oint was modelled effectively using the l ohnson-Cook 
constitutive equation. 
3. As the size of solder joints decreases the plastic deformation during tensile load 
is constrained by the elastic substrate on either side of the solder joi nt. In 
addi tion, the Poisson's effect is also observed on the free surface of the so lder 
joint. These effects result in a complex 3 D stress state in the solder joint in spite 
of the uniax ial loading. Therefore, the load requi red fo r the fa ilure of the solder 
joint is increased. 
Creep Testing of Lead-Free Solder 
I . The experimentally determined creep behaviour illustrates that the creep 
resistance of small-scale solder joints under a tensile load is greater than that fo r 
the bul k solder and fo r solder joints in shear. This is again because of the effect 
of the fi ner solder joint microstructure and the join t size, which increases the 
yield and ultimate strengths of the solder joint and thereby affects the creep 
behaviour of the so lder j oint under tensile load. 
2. The creep properties of the so lder joints under shear load revealed the effect of 
an isotropic behav iour of Sn-grains in the so lder joint on its materi al properties. 
Due to the BCT structure of the Sn-grains, their ori entation with respect to the 
loading direction plays a very important role. The size effect is also eliminated in 
the shear creep, wherein the solder joint between the copper substrate is 
subjected to simple shear which avo ids the constraining effect either due to the 
elastic copper substrate or due to Poisson's effect. 
3. The study of tensile and shear creep properti es showed the diffe rence between 
the tensile creep and the shear creep properties converted to equivalent tensile 
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propel1ies using the von Mises transfo rmation. This highlights the use of von 
Mises transformation after determin ing the solder joint material properti es under 
anyone load type (either tensile or shear) to determine properties for other load 
types (either shear or tensile) is not an appropriate approach. Therefore , the 
separate determination of so lder joint material properties separately in tens ile 
and shear load is sensible. 
4. An order of magnitude scatter in the tensile and creep properti es was observed 
for the solder joints. This ill ustrates the effect of differences in the individual 
so lder jo int microstructures, such as the number of Sn-grains, orientation of Sn-
dendrites, voids etc. , on its materia l properties. The so lder joint usua ll y consists 
one or a few Sn-grains that are separated by gra in boundaries. Grain boundaries 
are the weak locations in so lder joint, and as the number of grain boundaries 
increases the strength of the solder jo int decreases. Voids in the solder joint have 
similar effect. 
Finite Element Analysis and Reliability 
I. The finite element elasto-p lastic analysis of a surface mount chip resistor 
assem bly using with both 2D and 3D fo rmulations showed similar results. 
Therefore, the 20 plane strain e lement formulation can be used to represent the 
physical behaviour of the chip component assembly which saves considerable 
computational time (67 %). 
2. The FE analys is results for the chip resistor assembly demonstrate that the actual 
(non-uni form) tem perature di stribution signifi cantly influences the estimated 
so lder jo int fa ti gue li fe depending on the application environment. For example, 
the use of a traditional uniform temperature di stribution is conservative for 
power cycling within a room temperature envi ronment, while for powered 
operation with in a varying ambient temperature it is optimistic. Therefore, 
consideration of the potential effects of the actual temperature di stribution is 
required to ensure FE analys is providing reali sti c life estimation. This approach 
can be extended to other types of surface mount assemblies to include the effect 
of non-uniform temperature di stributions on thei r solder joint's fatigue li fe. 
3. Due to the ani sotropic behaviour of the solder joint microstructure, the creep 
behaviour under a tensile load is different from use of the von Mises conversion 
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of creep properties under a shear load. Si nce the material properties of so lder 
joints directl y affect their structural integrity, appropriate estimation of them for 
the solder joints manufactured using conditions used by the manufacturer is 
essential. Having obtained the material properties, the worst case can be 
identifi ed and used for subsequent reliabi li ty studies of the so lder joints . 
9.1 Future Work 
The research presented here has led to the identification of add itiona l areas of fu rther 
work, a number of which are di scussed below: 
I. This research focused on the determination of the so lder joi nt materia l properties 
at room temperature and relied on published fo r extrapolation of these properties 
to other temperatures. Determine of the material properties at temperatures lower 
and higher than room temperature would provide a more robust material model. 
2. As demonstrated by the research, at room temperature the higher tensile materia l 
properties of so lder joints compared with bulk so lder are contributed to by both 
d ifferences in microstructure and the size effect. Research into the variation of 
thi s contribution of microstructure and size effect at different temperatures 
would allow fo r future study. 
3. The thermal hi story used in the creep ana lysis assumed a li near cooling rate from 
the reflow temperature. However the actual cooling rate may follow an 
exponential fi.lllction . Therefore, further studies can be carried out considering 
the actual cooli ng rate and its effect on creep damage. 
4. The elasto-plastic material properties of the solder joint were mode lled us ing a 
multi-linear isotropic hardening law whjch assumes that yield stress in tension 
and compression is the same, which is unlike actual material behaviour. Thus 
development of a user defined material mode l which includes both elasto-plastic 
material properties together with multi-linear kinematic hardening and creep 
material models would provide a scope for future work . 
S. In this research, the so lder was modelled as an isotTopic material , which is unlike 
reali ty due to the anisotropic behav iour of Sn-grains. Therefore, further work 
could be carried out modelling so lder joints containing mUltiple grains with 
different orientations and respecti ve material properties inline with the work 
carried out by Gong et al [ 111]. 
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Appendix 1: Load Levels and Creep Constant Estimation 
A. Tensile creep test of small-scale solder joint 
Average width UfI) = 
Thickness of spec imen (I) = 
Gap (g) 
Area (A) 
Load (P) 
Strain in so lder joint 
Normal stress 
(M Pa) 
20 
25 
30 
35 
40 
= 
= 
= 
Load 
(N) 
199.5 
249.4 
299.3 
349.1 
399.0 
10.5 ml11 
0.95 mm 
A verage of 3 measurements 
9.975 mm2 
Stress «T) x Area (A) 
is, 
g 
B. Shear creep test of small-scale solder joint 
Length of so lder joint (L) = 7.0 mm 
Thickness of specimen (t) = 0.95 mm 
Height of so lder joint (H,) A verage of 2 measurements 
Area (A) = 6.65 mm2 
Load (P) = Shear stress (r) x Area (A) 
Shear strain in so lder joint = ° exl 
H., 
Shear stress Load 
(MPa) (N) 
0.5 ' , J.J 
1.5 10.0 
? -
_.) 16.6 
3.5 23.2 
5.0 " , JJ .J 
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C. Tensile creep test of bulk solder 
Width of specimen (W) 
Thickness of specimen (t) 
Gauge length (Lg) 
Area (A) 
Load (P) 
Shear strain in so lder 
Normal stress 
(MPa) 
5.0 
10.0 
15.0 
70.0 
= 
= 
= 
= 
Load 
(N) 
50.0 
100.0 
150.0 
200.0 
5.0 Illm 
2.0 mm 
10.O mm 
10.0 m m2 
Stress «(]') x Area (A) 
D. Procedure for estimation of creep constants 
Step I : Fit an exponential trend li ne for the steady state stra in rate (c., ) vs. stress «(]') 
graph on a logarithmic scale, which resul ts: 
Step 2: Assume 
and 
A, = (Jp 
Step 3: Assuming the value of Q, the value of E, was fo und. 
Step 4: Finally by iterating the values of (J and p , a good fit to the experimental steady 
state strain rate (c, ) vs. stress «(]') was obtained using hyperbo li c sine creep law. 
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.bstract 
T ransi tio n to Icadwfrcc solder ma teria ls has raised concerns over the reliability of lead-free so lder joints in the e lectronic industry. Sol-
er join ts provide electrica l conduclion and mecha nical support for components and may operate over temperature extremes of - 55 QC 
) 125 QC or greater. These temperatures a rc relatively high the melting point of the solder. A mismatch between coefficients of the rmal 
o:pansion o f the component , so lder a nd substra te, combined with therma l varia tions during service, results in thermal fati gue that is a 
:>mmon fa ilure mechanism for so lder joints in electronic products. So far most of the studies of this issue have considered unifo rm tem-
erature dist ributions in the elect ronic assembly. The main objective of this paper is to investigate the effect of the experimentally 
bserved non-unifo rm tem pera ture dist ribut io n in the electronic device on the structura l response of solder joints in comparison wi th 
lat fo r a uniform temperature distribution. 
) 2007 Elsevie r B.V. All rights reserved . 
ACS: 65.40.De; 85 .40.Bh 
'eYlI'ords: Solder joint: Lead-free: Thcrmo-mcchanical fa tigue 
. Introduction 
Over many decades SnPb solder has been successfully 
sed by the electronic industry. However, the recent ban 
nposed on the use of lead in electronic devices has raised 
: liabil ity concern s due to the introductio n of considerably 
:ss studied lead-free solders. Thermal stresses occu r in a 
tructure when any po rtion of thermal expansion or con-
~action is constrai ned . Basically, there are two different 
!ts of constraints, under wh ich therma l stresses occur: 
xternal and in ternal [I]. Thermal stresses due to external 
onstrail1ls are obvious. However, the notion of internal 
onstraints is less clear. A structure made of the material 
lay be free to expand and yet have therma l Slresses due 
) Cl non-uniform temperature distribution . On the other 
and, a st ructu re comprising components of different matc-
ials can demonstrate therma l s tresses even in the case of 
niform thermal conditions and absence of externa l COI1 -
• Corresponding autho r. Tel. : + 44 1509227504: fa >:: + 44 1509227502. 
E-mail address: v.sil bcrschmidt@lbo ro.:tc.uk {Vadim. V. Si lbersch· 
lidt). 
~27·0256J$ - scc fron t matt er © 2007 Elscvicr B.V. All rights reserved. 
oi: 1 O. 10 l6Ij .comma Isci.2007 .07 .046 
straint s due to the difference in levels o f coefficients of ther-
ma l expansion (CTEs). Usually electronic assemblies a rc 
manufactured from a range of materials with varying CTEs 
[2]. Since these assemblies experience temperature/power 
changes during their use (c.g. power consumption; switch-
ing equ ipment on/off; day/night tempera ture changes), the 
CTEs mismatch causes stresses in the assembly, which may 
then resu lt in creep and stress relaxation with time. 
The principle reliability hazard for surface mounting 
technology in microelectronics is fatigue cracking of the 
solder joints, caused by cyclic thermal stresses. Fig. I dem-
o nstrates a crack in a solder fillet caused by thermal 
cycling. Under service conditions, these devices may be 
subjected to a cyclic temperature range from -55 °C to 
125 °C or more depending on their application. Under such 
cycl ic thermal loading, stresses due to the therma l·expa n-
sion mismatches are difficu lt to avoid . Even with ma tched 
levels of CTEs there is a possibility for stress initiation 
in the package due to the spatial temperature va riations 
in the assembly. In many designs the imposed stresses 
exceed the elastic limit of the solder and produce plastic 
deformati on. Under these conditi ons eventual failure by 
242 
Appendix 2 
P. Hegde et al. I ComplIllUiol1a/ Mtuerjals Sciel/ce 43 (2008) 212- 220 213 
Fig. I. Solder fi llel cracking in - 55 to +125 °C lest on 1812 size ceramic 
capacitors. 
low cycle fatigue can be expected. The fatigue lifetime, 
which is requi red in service, typically considerab ly exceeds 
the duration of reliabil ity tests. This means that service 
re liability must be est imated using some sort of ex trapola-
tion. The situation becomes complex because of the rela-
tively high temperatures in vo lved. Low cycle fa tigue at 
more than hal f the mel ting poiIll of the solder wi ll involve 
creep-fa tigue interactions. Under these co nditions, the 
number of cycles to fai lure depends on the cycle freq uency 
and o n the shape of a stress cycle [3]. 
Experimental evaluation of fatigue li fe consumes a con-
siderable amQU!1l of time and is also expensive. Therefore, 
finite element analysis plays an important role in estima-
tion of durability of so lder joi Ills. Within the fram ework 
of th is approach a mathematica l model is built , which 
incorporates both the constitutive equations and the actual 
geomet ry and different load ing condi tio ns can be simu-
lated. So far, most of the finite elemen t ana lyses in elec-
tronic assemblies have been conducted co nsidering the 
spatially uniform therma l cycling, c.g. finite clement simu-
lation study of 5 x 4 chip scale packages (CSP) and flip chip 
solder joint reliability under isotherma l cycling [4- 6]. In 
this paper the effect of non-uniform temperature distribu-
tion on the structural behaviour of solder joints in a surface 
mount device is studied and compared with that of uniform 
thermal cycling. 
2. Experimental procedure 
A series of experiments were carried out to acquire the 
temperature distribution in an electronic assembly for 
power cycling condition , using an infrared ( IR) Thermo-
scnsorik ca mera . It meaSllres thermal radiation from the 
surface, which has a wavelength spectrum dependent on 
the temperature, structure and composi tion of the surface. 
The higher the temperature, the more rad iat ion is em itted. 
This infrared radiation, not perceptible with naked eye, is 
made visible and measurable by infrared cameras. A naly-
sing the infrared radiation it is possible to measure temper-
ature as well as thermal conductivity, mechanical stress, 
material composition, defects and various kinds of inh o-
mogeneities in the materials. IR-measuring technology is 
contact less and non-destruct ive and supplies information 
with a spatial and tempora l resolution that is nol achiev-
able wi th other measuring techniques. 
The Thermosensorik IR camera consists of a cen tral 
processing unit with software a nd a n I R detector head with 
a focal plane array (FPA) detector sensi tive in the ra nge 1-
14 pm. An infrared m icroscopic lens MWIR 2.5x, wi th a 
focus distance of 21 - 22 mm was used fo r th is experiment. 
The ca mera is interfaced with software to control real-time 
acquisition and analysis of the infrared data. 
The specimens used were identical flip chip assemblies 
attached to either a copper or FR4 substrate. They were 
placed in a wind tunnel where they were subjected to either 
0.4 W or 1.2 W power levels. They were also cooled by 
either free or forced convecti o n (ai rfl ow rates of 5, 10 
and 15 m/s were used). 
2.1. Specimen description 
The flip chip specimens were sil icon-an-silicon multi-
chip mod ules (MCMs) that matched the descriptio n of 
those used in a previous experiment [7]. Both M CMs con-
sisted of a 3 mm x 3 mm x 0.5 mm ""eater" chip tha t bore 
a large centra l resistive clement (t he heater) in addition to 
small aluminium tracks and 36 connection pads. The "car-
rier" chip was larger at 6 mm x 6 mm x 0.5 mm that 
included larger ba ll grid array pads a llowing for external 
co nnections to be made, as well as the corres ponding pads 
to match those o n the heater chip . The heater ch ip was 
attached to the carrier chip so that a standoff height o f 
35 ~l1n was achieved (witho ut underfill ). The MC M s were 
subsequent ly attached to rhe correspond ing substrate by 
a therm ally conductive adhesive pad . A schematic of the 
assembled specimen is shown in Fig. 2. 
2.2. Experimental set lip 
The experimental setup consists ofa thermal camera, fit-
ted wi th the micro lens, is mounted on the tripod, the spec-
imen is powered on for a few minutes to stabilise the 
temperature distribut ion in the specimen, then micro lens 
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Healer 
chip 
Subslrate (FR4 
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Fig. 2. Schematic of the flip chip specimens used. 
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focused o n the specimen and thc temperature profi le is 
tptu red . 
3. Results and disclIssion 
3.1. Free convection 
The temperature d ist ributio ns over the chip for 1.2 W 
owcr cycles arc given in Figs. 3 a lld 4 for free convection; 
le path, which is used fo r temperarure d istributio n analy-
s, is also shown. These fi gures demonstrate the effect of 
le substra tc on temperature dist ributions in the chip: the 
)pper substrate causes lower temperatures compared to 
le FR4 subst!"ate. 
Fig. 5 shows the temperature distributio n cross the 
·idth o f the chip for both types of substrate. It is evident 
la t these temperature distributio ns arc non-uniform: the 
laximum temperature is observed a t the centre of the chip, 
'here there is a lower thermal mass, while its boundary has 
,wcr temperature. Ano ther impo rtant result o f this analy-
s is that the FR4 substrate induces higher thermal grad i-
ltS in the chip than copper substrate. This can be 
(plained by higher thermal conductivity of copper than 
R4 . 
ig. 3. Temperature distribut ion in chip with copper substra te for power 
'c\e 1.2 W. 
100 
95 
90 
85 
80 
75 
70 
ig. 4. Temperature distribut ion in chip with FR4 substrate for power 
{cie 1.2 W. 
2.3.2. Forced cOllvect ion 
F igs. 6 a nd 7 show tempera lUre dist ributio ns in the chip 
for copper and FR4 substrates, respectively, under forced 
convection 5 m/so Forced convection can be seen to reduce 
the temperatures in the chi p by increasing the heat transfer 
110 
_ '00 /' 
" 
'" 
90 ~ 
:E. 
~ 80 , 
i! 70 
• Co 
E 60 
• 
-----I-
50 
o 0.5 
"-
-......... 
1 1.5 2 
Distance (mm) 
"-----
--........ 
2.5 3 
-FR4 
substrate 
Copper 
substrate 
Fig. 5. Effect of subst ratc on temperature dist ri bution in the chip fo r free 
convect io n. 
Fig. 6. Temperature distribut io n in chip with copper substra lc for power 
cycle 1.2 Wand forced convection 5 m/so 
Fig. 7. Temperature distribution in chip wit h FR4 substrate for power 
cycle 1.2 Wand forced co nvect ion 5 m/so 
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ra te. Similar experiments were carried oul for forced con-
vection at levels of 10 m/s and 15 m/so 
So, the experiments vividly show that the temperature 
distribution in a power dissipating electronic assembly is 
non-uniform. They justify the necessity to study the struc-
tural responsc of solder joints and assemblies for cases 
where there is a non-uniform temperatu re distribution. 
Even though the experiments are carried out only for flip 
chip specimens, similar temperature distributions can be 
expected to occur in assemblies manufactured using other 
110 
6'00 
en 90 
~ 
~ 80 
~ 70 
~ 
~ 60 
~ 
Co 50 
E 
~ 40 
t-
30 
.....-
o 0.5 
--
---
1 1.5 2 
Distance (mm) 
-
2.5 
Free 
convection 
Forced 
convection 
3 
Fig. 8. Temperature distributions in chip with copper substrale fo r free 
and fo rced convcction. 
110 
100 
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m 90 
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:!:. 80 
~ 
.a 70 
~ 
~ 60 
E ~ 50 
40 
V 
o 2 
Distance (mm) 
'---
- Free 
'---.... 
convection 
Forced 
convection 
3 
Fig. 9. Temperature distributions in chip with FR4 subst ra tc for free and 
fo rced convection. 
I' 1.6mm 'I 
packaging techniques (BGA, SMT etc.) due to the compa-
rable thermal mass distribution (more thermal mass at the 
boundary than the centre of the chip) . The therm al d ata, 
used below in fi nite element sirnulations of surface mount 
resistor, is based on these experiments (sce Figs. 8 and 9). 
3. Finite element analysis 
3. 1. Geometry 
The reliability of surface mounted devices (SMOs) has 
been extensively analysed by mea ns of finite element simu-
lations. Surface mounting is the technique of attach ing 
components d irectly to a substrate without the through-
hole lead s of a more convent ional technology. The origins 
of this technique have been traced to 1952, but it is only in 
recent years that advances in robotics have allowed mass 
production, based on it [8]. The geometry of a 1206 resistor 
has been here used to study the elTect of non-uniform tem-
perature distributions on the structu ra l response. The geo-
metric dimensions of different components of this resislOr 
assembly are shown in Fig. 10. [n this finite element study 
o nly one half of the resistor assembly is modelled thanks to 
its symmetry. 
The commercial FEA software A NSYS was used fo r 
both finite element modeling and analysis. A 20 model 
was bui lt using PLA E 182 element type, which is a 20 
plane stress with thickness element. A 3D finite element 
model with hexa hedra l elements was also used in simula-
tion to study specific feature of a 3D stress distribution. 
A fine mesh pattern is maintained in and around the solder 
joint - a critica l area - to accurately ca pture variations in 
the stress level. Finite element models with detailed views 
of the crit ica l area are presented in F igs. II and 12. 
3.2. Material properties 
Temperatu re-dependent materia l propenies are used in 
the FEA. The com ponent is modelled with properties of 
a lumina (AI20 3), while the materia l data given in Table 
I. for as-cast SnAgeu is used for solder joint, and high-
conductivity copper is considered for the pad . The data 
06m{ K e, Component /GOpperpad 
.. 
""'c- t 0.1 mm 
1.6 mm 2.5 mm Substrate 
6mm ,I 
Fig. 10. Geometry of 1206 surface mount resistor. 
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Fig. 11. 2D finite·element model or a 1206 resistor assembly. 
for FR4 substrate is taken from [9, I 0]. The elasto-plastic 
analysis is ca rried out considering bilinear kinematic hard-
ening (BKTN) model, which includes the Bauschinger efTect 
due to thermal cycling. 
3.3. Loads and boundary conditions 
Since most chip resistors fail due to thermo -mcchaoical 
fat igue, only a thermal load is cOIlsidered for FEA. The FE 
study was carried out considering three difrerent thermal 
loadin g conditions in two steps. In the first step, clast ic 
ana lysis was carried ou t to iden tify the limiting tempera-
ture at which stress levels in solder joint reach the yield 
limit. Secondly, an elasto-plastic analysis was perform ed 
to est imate the resid ual stress induced in the so lder joint 
during cooling from reflow soldering temperature as well 
as inelastic strains due to thermal cycling, and to compare 
st resses and plast ic stra ins for three different types of ther-
mal cycling. The fo llowing three cases of thermal loads 
were used: 
• Case A: Un iform temperatures ranging from + 125 °C to 
-55 cC, where the enti re resistor assembly is subjected 
to the same tem perature . 
Fig. 12. 3D finite-element model or a 1206 resistor assembly. 
• Case B: Uniform temperature for the component, solder 
joint and copper pad ranges from + 125 °C to - 55 °C, 
and the substrate's temperature (Tsub) varies according 
to the following relat ion: 
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Table I 
Material properties or SnAgCu 
Temperature Young's Modulus Yield Stress Hardening Poisson's CTE (ppm/ oCl Density (gm/cm}) 
(OCl (MP"1 (MP. 1 Modulus (MPa) ratio 
50 57.300 45 5650 
-25 55.800 41 5400 
25 52.600 32 5200 
75 49.300 21 4800 
125 45.800 13 4450 
T,"b = 0. 18' T,.mp + 26.37 1, ( I) 
where Tco mp is the component's temperature. The sub-
stralC material is FR4, and Eq. ( I) for temperature on 
the substrate is derived from the experimental data , 
described in the previous Section. 
• Case C: In this case the temperature grad ient in the 
whole assembly is considered . The gradient is obta ined 
from the thermal analysis, for which tem perature 
boundary conditions arc derived from the experimenta l 
data. The fo llowing thermal bou ndary condit ions are 
used for different zones, as shown in Fig. 13, for this 
thermal analysis: 
• Zone 1: The temperature varies frol11 + 125 °C to 
- 55 · C. 
• Zone 2: This tempera ture boundary condition depend s 
o n temperature in Zone I boundary conditio n. The 
respective rela tionship is derived based on the experi· 
menta l results for a specimen with a FR4 substnuc 
and free-convection cond ition . 
T, = 0.87' T, + 4.7, (2) 
where, T, and T2 are the temperatures of Zone and 
Zone 2, respectively. 
• Zone 3: The temperature in this zone, which is in the 
substrate, varies according to Eq. ( I). The temperature 
gradient in the resistor depends on the tempera ture in 
Zone I, which con trols tempera tures in Zone 2 and 
Zone 3. Thermal analysis is carried out for different tem-
perature levels fo r Zone I to obtain the thermal data 
that is used in structural ana lysis. The thermal load his-
tory and time steps used in elasto-plastic analysis are 
shown in Fig. 14. 
The symmetry boundary cond ition and single node con· 
straint on the symmetry plane were used for restrai nin g the 
rigid body motion in the X and Y directions, respect ively. 
Zooe 1 
Component [\. . ,Polder ~ '-.. /Copper 
Substrate 
Zone 3 
Fig. 13. Therma l zones or 1206 resistor. 
0.4 
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0.4 
0.4 
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Toomp= 217"C 
nme slep=3 
Toomp= 125°C 
[ 2.7 
12 .7 
21.2 
21. 7 
23.0 
Time step = 13 
T COI'IP = 125°C 
7.5 
7.5 
7.5 
7.5 
7.5 
nme slep = 23 
TOOIIIP = 125°C 
Time step = 8 
T comp = -55°C 
Time slep = 18 
TOOIIICI = -55°C 
Fig. 14. Thermal load history and lime step. 
4. Results and discussion 
4. I. Elastic allalysis 
A purely clastic fi nite·c1ement analysis was performed 
for a component under thermal load ing in the ra nge fro m 
+ 125 · C to -55·C to understand the level of stress 
induced in the solder joint and to estimate the area o fappli· 
cability of this type o f analysis. Pl ots of the equivalent 
stresses are presented for only one temperatu re step. 
Fig. 15 shows the distributi on o f equiva lent stresses in 
the solder joint for three different thermal load cases when 
the component 's temperature is + 125 · C. It is evident that 
Case C results in lower stress levels than the o ther two 
cases. The difference in the maximum equivalent stress 
between cases B and C is significantly higher than tha t 
between cases A and C. Also there is a shift in the maxi· 
mum stress location from case A to cases B and C. Similar 
observations are drawn for the case Tcomp = - 55 QC. The 
variation of the equivalent stress in the solder joint with 
temperature is stud ied for a single node (Node 55 1, 
Fig. 16(a)), located at the point with the maximum equiv· 
a lent stress in case A. The obtained results (Fig. 16(b)) 
o bviously demonstrate that the thermal load o f Case C 
induces lower stresses in the solder joint compared to other 
two cases, wi th Case A resulting in the highest stress. The 
reason for this is that, in Case A the whole assembly is sub· 
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Fig. 15. Equiva lent stresses (M Pal in solder join t (T COnlp = 125 DC) . 
,eted to the same temperatu re leading to its higher global 
.erormation. On the other hand, case B and case C have 
)wer globa l derormation due to a low substrate tempera-
lire and temperature grad ient. respecti vely. The maximum 
quivaicn t stress is observed in lhe so lder joint, when the 
omponenl is at + 125 °C ror all three cases. The yield stress 
.ne ror the solder (denoted YS in Fig. l6(b)) is used to find 
.ut the limiting temperature or the onset or plastic Row in 
he solder joint. [n Case A 45 °C and - 25 °C arc limiting 
emperatures, while ror cases B and C it is 50 0c. 
'.2. £Iosto-plastic al/alysis 
From this elastic stress analysis it is evident that ther-
nally induced stresses in the solder joint exceed the elastic 
imit after a cenain temperature excursion and confirms 
hat a non-linear analysis is required . Berore subjecting 
he resistor assembly to thermal cycling, the reRow process 
' as simulated in order to determine the level or residual 
tresses induced in the solder joint by it. These manuractur-
a 
b 
" 
Q. 
~ ~----~~&+-------,tL--~~ 
o 
~ 
en 
-100 -50 o 50 100 150 
Temperature (deg C) 
__ Case A 
--CaseS 
- CaseC 
~YS 
Fig. 16. Locat ion of Node 55 1 (a) and evolution of equ iva lent stress with 
in this node (b). 
iug-induced stresses were then used as the initial stress state 
ror the resistor assembly when subjected to two thermal 
cycles to study the evolu tion of plastic strains in the solder 
ror the three differen t thermal load cases. 
Fig_ 17 shows the predicted distribution or residual 
equivalent stresses in the solder joint arter cooling rrom 
the reRow temperature (2 17 °C, i.e_ melting point or the 
solder) for both 20 and 30 elasto-plast ic analysis. The sol-
der fillet , area of stress concentration , is the location of the 
maximum residual stress. From comparison of these two 
elasto-plastic analyses, a location of the maximum eq uiva-
lent stress is round to be the same but the obtained magni-
lUde in the 30 analysis is 20% higher than that in the 20 
stress analysis. Distributions of the maximum and mini-
mum principal stresses are shown in Figs. 18 and 19, the 
maximum principal stress is dominant in the location of 
maximum equivalent stress. A comparison of the equiva-
lent stress in cases or 20 and 30 simulations is perro rmed 
ror the entire thermal cycling with Case A thermal loading. 
Fig. 20 shows the va riation ror 20 and 30 stress ror reRow 
and subsequent thermal cycles at the maximum residual 
stress's location. The eq uiva lent stress variation is similar 
ror both 2D and 30 analysis, with the d ifference in magni-
tude between them up to 8%. This study indicates that 20 
finite element model provides a good approximation ror 
the elasto-plastic analysis. Thererore, the 20 finite clement 
model was used ror remaining two thermal loading cases. 
The renow process also results in very high plastic deror-
mation in the solder joint. The structural response or the 
solder joint to successive thermal cycles is presented in 
Fig. 21. The obtained results indicate that the stress and 
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25 50 75 125 
Fig. 17. Residual equiva lent stress (M Pa) in so lder joinl after rcnew: (il) 
20 simulations. (b) 3D simulations. 
o 25 50 75 100 125 150 
75 
Fig. 18. Residual maximum principal st ress (MPa) in so lder joint after 
reflew: (a) 20 simulat ions. (b) 3D simulations. 
-100 -75 -50 -25 o 25 50 
-100 -75 -50 -25 o 25 50 
Fig. 19. Residual minimum principal st ress (MPa) in solder joint after 
refl ew: (a) 20 simu llltions, (b) 3D simulations. 
Equiva lent stress vis load step 
'60 r----'--...... ------:--'------, 
~ 120+-~----~~~------~~~----_4 
~ 80 ~~--~= 
11 ~ 40t,~J_--------~f-----~~ 
o~--~--~----__ --~--~ 
o 5 '0 '5 20 25 
Load step 
Fig. 20. Comparison of evo lution of equ iva lent stress between 20 and 3D 
stress ana lysis. 
strain ranges are constant for conditions of purely therma l 
cycling. In Case A the maximum slress range per cycle is 
induced, compared to the other two cases, while case B 
results in the minimum stress range, which is about 6.4 
and 2.5 limes smaller than Ihal of Case A and C, respec· 
tively. Similarly, the elaslic slra in range per cycle is maxi· 
ma l for Case A and minimal for Case B. However, the 
range o f eq uivalent plast ic strain is quite different : their 
variations for Case A are sim.ilar to those of the equivalent 
stress/clas tic strain and repeal with every thermal cycle. On 
the other hand , the levels of equivalent plaslic strain for 
Cases Band C rcmall1 constant as, indicated in 
Fig. 21(c). Unlike Case A, Cases B and C show the increase 
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;ig. 21. Evolulion or equivalent st ress (a) , cquiv<llcnl clastic strain (b) and 
:quivalcnt plastic stra in (c) with thermal cycling. 
n the equivalent plastic strain despite the decrease in the 
:tress level from residual stress sta te at the early stage of 
.he first thermal cycle. This is due to the drastic decrease 
n the yield stress under heating from room temperature 
. 0 + 125 qc. It is obvious that the thermal loads of Case 
~ and C lead to maximum and minimum equivalent plastic 
:train in the solder joint. There is 8 and 16% decrease in the 
nax.imum plastic stra in attained in thermal load Case B 
lIld C, respectively, compared to Case A. 
5. Conclusions 
This finite element study of a surface mount resistor 
under non-uniform temperature loads allows us to draw 
the foll owing conclusions: 
Elastic and clasto-plastic finite-elemcnt studies show 
that the non-uniform temperature distribution in the elec-
tronic assembly causes different responses of the solder 
joint to therma l cycling. 
From the three studied cases, Case C (non-uniform ther-
mal loads in the assembly) pred icts lower plastic strain 
compared to other cases. 
It is clea r from results of the elasto-plastic analysis that 
stress/strain range is constant for thermal cycling between 
+ 125 °C and -55°C. The further analysis should incorpo· 
rate thc relaxa ti ona l effects as well as possible dctcri oration 
of material properties due to damage accumulation. 
The solder joint has internal residual stresses a long with 
high plastic deformation due to renow soldering before the 
sta rt o f a thermal cycling. Since solder a lloys generally 
operate at higher ho mologo us temperature, the future 
work will include the effect of viscous behaviour on solder 
jo ints during rcflow as well as thermal and power cycling. 
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Abstract 
In this paper finite e lemem analysis (FEA) is used lO 
understand the effect of a non-uni form temperature 
distribution on the creep and fat igue behaviour of lead-
free solder joints in an electronic assembly comprising of 
a chip resistor mounted on printed circuit board (PC S). 
Solder joims in surface mount dev ices (SM Ds) operate 
over a temperature range as extrem e as -55°C to 125°C, 
which is high compared to the melting temperature of 
solder a lloys. Exposure of solder joints to these 
temperatures can result in thermo-mechanical fatigue. 
Eutectic or near- eutectic tin-lead alloys have previously 
been used as an interconnection material, but the ban 
imposed on the use of toxic materials in electronic 
products demands new lead-free solder materials. This 
paper presents the experiments carried out using a thermal 
camera to obtain the real temperature distribution in the 
electronic assembly. These temperature distributions were 
used in FEA of the chip resistor under temperature 
cycling conditions. Unlike accelerated tests for obtai ning 
re liabi lity data, FEA is quick and less expensive. 
I. Introduction 
The environm ental impact of lead in electron ic 
products is relatively low, but due to the size of the 
industry, is becoming a major concern all around the 
world. The stimulus for the "green movement" is market 
trend's and customers ' perception. Therefore, 
manufacturers, suppliers and research institutes around 
the world are investing their efforts into developing lead-
free soldering technologies to substitute for tin-lead so lder 
alloys. In addition, researchers are also pondering the 
press ing need to find a high-performance solder a lloy 
with improved mechanical properties and simi lar 
processing characteristics to tin-lead solders [ I] . 
The reliability of lead-free so lder joints is st ill a major 
concern due to their widespread applica tion in the 
electronic industry on ly very recently and therefore there 
is not a great deal of material data or practica l experience 
ava ilable. In this study a near-eutectic lead-free SnAgCu 
(SAC) so lder a lloy, with a melting temperature of 217' C, 
is considered because it is being widely adopted due to its 
excellent welting and mechanical properties [2]. When 
the so lder is subjected to a cycli c stress induced by 
thermal cycling, the reliabil ity of the solder joint depends 
on its resistance to fatigue. Along with thermo-
mechanical fat igue, solder joints are subjected to creep as 
they operate at high homologous temperatures (T" the 
ratio of abso lute operating and melting temperature). In 
this study a solder jo int is subjected lO thermal cycles 
between -55' C and 125' C. This means that they operate 
between T. ~ 0.44 and T. ~ 0.8 1. It is well documented 
[3] that creep plays a very important ro le in deformation 
behaviour of materials at hOl11ologous temperatures close 
to and above 0.5 if the loading ra te is s low enough for 
creep damage to occur. Since under actual service 
conditions, the temperature cycl e durat ion is in the order 
of minutes to days and the homologolls temperature is 
more than 0.5, solder joints formed using SnAgCu a lloy 
are expected to deform primarily due to creep [3]. This is 
essentially the same as for SnPb solders, but much less is 
known about the creep fatigue response of Pb free alloys. 
Research into the use of fini te element analys is (FEA) 
has been widely carried out to understand the elasto-
plastic and creep behaviour of solder joints exposed to 
uniform (isothennal) temperature cycl ing condi tions 
[1 ,3,4,5]. Thenno-mechanical ana lysis of a chip scale 
package (CSP) assembled using both lead-free and lead 
containing solder materials [I] and thermal cycling 
analys is of flip-chip solder joint reliabi li ty [5] are 
examples. However, experimental studies show that the 
temperature distribution with in an electronic assembly is 
non-uniform due to different heat dissipation rates in the 
constituents of the electronic assembly. In addition. the 
mass distribution within the electron ic assembly results in 
a non-uniform distribution of temperature during rapid 
changes in ambient temperature or power dissipation . 
Therefore, this paper focuses on the use of FEA to 
investigate the effect of a non-uniform temperature 
distribut ion on the creep behaviour of SAC solder joints 
in surface mount devices and a comparison is made with 
that for an uniform temperature distribution . The finite 
element analysis is first used to estimate stresses/strains 
due to coo ling from reflow and then three d ifferent 
thermal cycl ing condi tions are applied . 
2. Experimental analys is 
2. 1 Expe rimental set up 
In order to establish an appropriate magn itude for the 
non-uniform temperarure distribution in the electronic 
assembly. a series of experiments were carried out to 
acquire the temperature profile in a nip chip assembly 
under power cyc ling conditions, us ing an infrared (IR) 
camera . Although this flip chip is d iffe rent to the 
component (chip resistor) modelled, lhe general s ize and 
interconnection joint distribution makes both nip chip and 
chip resistor assemblies roughly comparable and means 
the nip chip experimental results will provide an 
ind icat ion of the temperature gradients to be expected in 
the chip resistor. The camera measures thermal radiation 
from the surface, which has a wavelength spectrum and 
intensity dependent on its temperature, structure and 
1.4244. /I06.8/07/$25.oo @2oo7 IEEE 
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composition. The higher the temperature. the more the 
radiat ion em itted. This infrared radialion, not perceptible 
with the naked eye, is made vis ible and measurable by the 
infrared camera. By analysing this infrared radiation it is 
possible (0 measure temperature as well as, ind irectly, the 
thennal conductivity, mechanical stresses, material 
compositions, defects such as pores and delamination, and 
various other kinds of inhomogeneities in the materials. 
The IR camera used (Fig. I) has an IR detector head 
with a focal plane array (FPA) detector sens itive in the 
range 1 ~1l1 - 14 ~m. An infrared microscopic lens 
MWIR 2.5X, with a focu s distance of 2 1-22 mm was 
used. The camera is interfaced w ith software to control 
real-time acquisit ion and analysis of the infrared data. 
The specimens used were identical flip chip 
assemblies attached to either a copper or FR4 substrate. 
They were mounted vertica lly and powered at 1.2 Wand 
cooled by free convection. 
The flip ch ip specimens were silicon-on-silicon mult i-
ch ip modu les (MCMs) the same as those used in a 
Figure I Experimental setup 
previously reported experiment [6]. Both MCMs 
consisted of a 3 111111 x 3 I11m x 0.5 mm "heater" chip Ihm 
bore a large central resistive element (the heater) in 
addition to small aluminium tracks and 36 connection 
pads. The "carrier" chip was larger at 6 mm x 6 mm x 0.5 
mm and included larger ball grid array type pads allowing 
Heater Substrate (FR4 
~ y 
Figure 2 Schematic of fl ip chip specimens 
for external connections to be made, as well as the 
corresponding pads to match those on the heater chip. The 
heater chip was attached to the carrier chip so that a 
standoff height of 35 fUll was achi eved (wi thout 
underfill). The MCMs were subsequently attached to the 
corresponding substrate by a thermally conductive 
adhesive pad. A schematic of the assembled specimen is 
shown in Fig. 2. 
Figure I shows the experimental setup, used for 
acquiring the temperature data for the fli p chip 
assemblies. The camera, fitted with the micro lens, is 
mOllnted on the tripod, the specimen is powered on for 
few minutes to stabilise the temperature distribution in the 
specimen. then the lens is focused on the specimen and 
the temperature profi le is captured. 
2.2 Experimental results a nd discussion 
The temperature distributions over the chip for a 
continuous 1.2 W power dissipation are given in Figs. 3 
and 4 for free convection. The path used for subsequent 
temperature distribution analysis, is also shown. These 
figures demonstrate the effect of the substrale on the chip 
·60 
p,th 
direction 
o 33 mm 
Fig ure 3 Temperature distributions in a chip mounted on 
a copper substrate at 1.2 W 
lemperature distribution: the copper substrate results in 
lower temperatures compared to the FR4 substrate. From 
comparison of these two temperature profiles, the 
temperature distribution is symmetric 0 11 the chip with a 
i, 
. 
.. 
• .. 
Figure 4 Temperature distributions in a chip 
mounted on FR4 substrate at 1.2 W 
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Figure 5 Effect of substrate on temperature 
distribution in the chip for free convection 
copper substrate, while that for the chip with a FR4 
substrate is asymmetric. The cool appearing patches may 
be attributed to non-uniform appl icat ion of the black paint 
which is app lied to ensure a higher un ifonn em issiv ity of 
the chip surface. Figure 5 shows the temperature 
distribution across the width of the chip for both types of 
substrate. It is evident that these temperature distributions 
are non-unifonn: the max imum temperature is observed at 
the centre of the ch ip, where the heal is generated, while 
its boundary is at a lower temperature. Another important 
observation of this analysis is that the FR4 substrate 
induces higher thermal gradients in the chip than the 
copper substrate. This can be explained by the much 
higher thermal conducti vi ty of copper compared wi th 
FR4. The experiment'al temperature distribution in the 
chip with a FR4 substrate is used as one of the thermal 
load cases for creep ana lysis, as it best represents typical 
operating condit ions of the chip modelled in the finit e 
element analysis. 
3. C reep a na lysis 
The geometry of a standard 1206 resistor chip was 
used for the creep analysis. Figure 6 shows the geometric 
dimensions of chip resistor modell ed for finite element 
analys is. In the fini te element modell ing only one ha lf of 
the geometry was used, due to the symm etry of the 
structure. The fini te element model was created lIsing 20 
plane stra in elements and a fine mesh pattern is 
mainta ined around the interface between component and 
so lder. Figure 7 shows the mesh detail s. 
1 "mm 1 
0.6 mm! . ~omponent j~d~ Copper pad 
1 6 nun 2.5 mm I T 0.' mm SubsU'lue 
1----:-6mm---- 1 
Figure 6 Geometry of 1206 chip resistor 
Figure 7 Finite Element Model of 1206 resisto r 
3. 1 Creep constitutive equation 
The solder joints of the 1206 resistor were modelled 
using the temperature-dependent material propert ies as 
shown in Tab le I. A number of papers have been 
published [7, 8, 9] on the constitutive equation for creep 
deformation of SnAgCu alloys and they have ident ified 
two mechanisms for steady-state creep deformation. They 
attributed these to a dislocat ion cl imb controlled (Iow 
stress) and combined g lide/climb (high stress) behaviour 
and have represented the steady-state creep behav iour 
using a doub le power law model. In this paper the creep 
Temperature Young's Poisson's CTE Density Modulus (oK) (M Pal ratio (ppm/oK) (gm/cml) 
2 18 57300 0.4 12.7 7.5 
248 55800 0.4 12.7 7.5 
298 52600 0.4 2 1.2 7.5 
248 49300 0.4 21.7 7.5 
398 45800 0.4 23.0 7.5 
Table I Elastic materia l propert ies for SnAgCu 
model determi ned by Schubert et a l. [7] is used for the 
steady-state creep behaviour. They also identi fied two 
regions for stress-strain rate behaviour, but postu lated the 
high stress region as a power law break-down region, and 
chose the hyperbolic s ine fu nction to fi t their creep data : 
E" = A,[sinh(acrl]" exp[ -k~' ] ( I ) 
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Where A, ~ 277984 Si , o: ~ 0.02447 MP'- ', n ~ 6.41 , 
!.!.J..... = 6500, Ecr is steady state creep strain rate, cr is stress, 
k 
T is absolute temperature. 
Plasticity is also included along with creep in the 
finite element ana lysis. Plasticity is modelled with 
bilinea!" kinemat ic hardening (BK IN), which includes the 
Bauschinger effect due to thermal cycling. Tab le 2 g ives 
the plastic material properties used for SnAgCu [10] . 
The material properties of 96% alumina (A I,O,) are 
used fo r the component body, whilst high-conductivity 
copper and FR4 material properties [10, I I] are used for 
pad and substrate respectively . 
Temperature Yield stress Tangent modulus 
(OK) (MPa) (MPa) 
218 45 5700 
248 4 1 5600 
298 32 5260 
348 21 4900 
398 13 4600 
Table 2 Plastic material properties ofSnAgCu 
3.2 T herma l cycling co ndi tions 
In the surface mount assembly process, the 
components are re flowed in an oven to create the solder 
joint and the assemb ly is then returned to room 
temperature. Therefore, creep ana lysis is carried out in 
two steps for three di fferent temperature cycling 
conditions. In the first step, creep ana lys is is carried out 
for the refl ow so ldering process and relaxation for onc 
hour at room temperature (assuming there is a onc hour 
storage period before the resistor assembly is subjected to 
thennal cycling). The stress levels at the end of the reAow 
process give the manufacruring-induced stress in the 
solder joint, and similarly stress level at the end of 
relaxation gives the amount of stress after relaxation has 
taken place in the solder joint due to storage at room 
temperature. Below are the three different thermal cases 
used. 
C.se A: Uniform temperature ranging 1T0m 398'K (+ 125 
' c) to 218' K (-55' C), where the entire resistor-substrate 
assembly is subjected to lhe same temperature. 
Case B: Uniform temperature for the component, solder 
jo int and copper pad ranging from 398' K (+ 125' C) to 
2 18' K (-55' C), while the substrate 's temperature (T,,,,) is 
also uniform but varies according to the fo llowing 
relation : 
Tsub = O. 18*Tcomp + 299.4 , (2) 
Where Tcomp is the component's temperature. This 
equation is deduced from the previously described 
experimental results. 
Case C: This case is more representative of rea l 
cond itions where the temperature gradient from the 
experimental results is indirectly used in the thermal 
cyc ling. A thermal analysis was first carried out using 
temperature boundary conditions from the experimental 
Zone 2 Zone) 
Figure 8 Temperature zones for thermal ana lysis 
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Figure 9 Temperature variations in zone 1. zone 2 
and zone 3 in thermal ana lysis 
results to obtain a continuously varying temperature 
distribution throughout the surface mount assembly. 
Figure 8 shows the different thermal zones within the 
resistor assembly used in the thennal ana lysis. 
Temperature boundary conditions were applied on the 
outer surface of the body at zone I and zone 3. In zone 2, 
a set of nodes was selecled for temperature boundary 
condit ion application. The temperature boundary 
condi tions in zone 2 (solder joint) and zone 3 (substrate) 
are based on the zone 1 (component) temperanlre. The 
--- --..-r- . ---
3215 3311 3407 3502 360 3693 379 3884 398 
Figure to Temperature distribution in res istor 
assembly when component is at 398°K 
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Figure 11 Temperature distribution in resistor 
assemb ly when component is at 218°K 
relationship between the temperatures in zonel, zone2 
and zone3 were deduced from the experimenta l results. 
Figure 9 shows the variation of temperature boundary 
cond it ions at different zones throughout the thennal 
cycle. Figures 10 and 11 give the temperature distribution 
in the 1206 res istor assembly after thermal analysis was 
carried out when the zone I (component) temperatures are 
398' K and 2 18' K respectively. In Case C the resistor 
assembly is subjected to a therma l cycle between these 
two extreme temperature profi les. 
Figure 12 shows the typical thermal cycle used in 
creep analysis. Line AB represents the rcflow process, 
where a cooling rate of 4°C/s is used, and line BC 
represents storage of the resistor at room temperature for 
an hour. After an hour of storage at room temperature, the 
component temperature (T"mp) is ramped to 398' K (in 
Case A this is the whole assembly tem perature) to start 
the thermal cycling. A complete thermal cyc le starts at D 
and ends at H. In this thermal cyc le there is a ramp of 12 
minutes between temperature extremes (398°K and 
2 18' K) and dwells of 5 minutes at the extreme 
temperatures. 
4890 K 
A 
F G 
2 180K 
H 
Figure 12 Thermal cycle used for creep analysis based 
on component temperature 
4. Result and discussions 
Finite element analys is of the chip resistor assembly 
was carried out for two thermal cycles and for the three 
different thenna l loading cases described above. Figure 
13 shows the shear stress di stribution in the so lder joint 
after the reflow process and also the location of maximum 
shear stress. The maximum shear stress of 2S MPa 
observed in the solder joint fillet , is mainly due to the 
mismatch of coefficients of thennal expansion (CTE) 
·20 ·10 o 10 20 30 
Figure 13 Distribution of shear stress in the solder joint 
at the end of renow period (time ~ 48s) 
between component (made from alumina). solder and 
substrate (made from FR4). This stress is well above the 
y ield stress of SnAgCu solder alloy at room temperature. 
When the resistor assembly is stored at room temperature, 
this stress reduces by the so lder joints undergoing creep 
strain . This process is called stress relaxation . The shear 
stress after stress relaxati on for one hour at room 
temperature reduces to 12 MPa, as can be seen in Fig. 14, 
which is below the yield stress at rOOI11 temperature of 
SnAgCu alloy. The shear stress evo lution for the entire 
creep ana lysis is shown in Fig. 14, wh ich includes reflow 
period, relaxation period and 2 thermal cycles, all for the 
peak stress location in Fig. 13. It is evident from the 
figure that the shear stress range is 35MPa for Case A and 
that for Cases Band C is on ly about 15 MPa. This shows 
that there is about a 60% reduction in the shear stress 
End of reflow 30 / 
___ CauA 
__ CauB 
20 ___ CaseC 
Cyde 1 Cyde 2 
." 
• "00 '000 . 500 6000 7500 
0000 
TIme (5) 
Figure 14 Distribution of shear stress in the solder 
fi llet over time 
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range for Case Band C. 
Accumulated inelastic strain due to thermal cycling is 
also studied for the solder joint. Figure 15 shows the 
worst case variat ion of inelastic strain over time at solder 
fill et. The total accumu lated inelastic strain at the end of 
two thennal cycles was largest (9.5%) fo r Case A and 
smallest for Case C (7.2%). In Case B and Case C the 
tota l accumulated creep strain al the end of the thermal 
cycle is reduced by 13% and 28% respeclively compared 
with case A. II can be observed from Fig. 15 that, even 
though 111 0St of the inelastic strain accumulat ion has taken 
place during the reflow and relaxation periods, this 
depends on parameters such as relaxat ion time, 
lemperature and number of thennal cycles. In this 
particu lar analysis inelastic strain accumulation during the 
reflow and relaxation period accounts for 50%, 57% and 
69% for Case A, Case B and Case C respectively. TIle 
." 
, .. ;.1 I ~ c. .. I c. .. 
-
c. .. 
\ ~ 
." 
c 
." 
" cyde 1 cyde2 I 
-
"00 ... , .. ... 
TIme (I) 
Figure 15 Accumu lation of creep strain with time 
amount of inelastic strain accumulation is reduced In 
thennal cycle 2 compared with that in Ihennal cycle I. 
This reduction is on ly 3% for Case A compared with 
Cases B and C where it is 23% and 20% respectively. It is 
however expected that further reductions for subsequent 
cycles would be sma ller. 
, 
, 
,..-
--
End 01 reLaxelion 
\. /, -.r 
0,'" 
." . 
TIme eel 
r, ~~[ ~~. 
I 
--
CaseC 
0,'" 
Figure 16 Accumulation of creep strain energy 
density in so lder joint 
Figure 16 demonstrates the density of creep strain 
energy dissipated in Ihe solder joinl during Ihe analysis. 
This variation is quite similar to the variation of 
accumulated inelastic stra in in the solder jo int, with Case 
A having a higher density of creep strain energy 
dissipalion (2.64 MJ/mJ) due to the higher inelaslic strain 
accumulati on and Case C having a lower density of creep 
strain energy dissipation ( 1.96 MJ/mJ). 
The number of cycles to fai lure, N" for the solder 
joints were predicted based on the following Coffin-
Manson based relat ionship [3]: 
(3) 
Where &;acc = Accumulated inelastic strain per cycle and 
C' = inverse of creep ductility. The accumulaled inelaslic 
strain calculated for the 2nd thennal cycle was considered 
for Ihese li fe calculat ions. 
Table 3 gives Ihe predicled lives for Ihe three different 
themlal loading cases. From comparison of predicted 
lives for the three different Ihennal cases, Ihere is more 
than 100% im provemenl in the life of Ihe solder jo inl in 
case B and case C. Case C is predicled to have the longesl 
life for the so lder jo int (i.e. 2456 cycles) out of the three 
cases. 
Thermal C' Ace. inelastic 
cycl ing (inverse 0 strain in 2nd Pred icled lives 
cond it ions creep cycle (cycles) ducli lilY) 
Case A 0.0468 0.023 929 
Case B 0.0468 0.0104 2054 
Case C 0.0468 0.0087 2456 
Table 3 Predicled li fe for chip res istor 
5. Conclusions 
The experimental results demonstrate a typica l nOI1-
un iform temperature distribut ion in 3n electron ic 
assembly. The finile element study carried out based on 
the experimental results is a preliminary study to 
understand the effect of a non-uniform temperature 
distribulion on the fa tigue behaviour of lead-free solder 
joints. OUI of Ihe three d ifferent therma l loading cases 
considered, Case C (non-uniform temperature 
distribution) is predicted to result in lower levels of shear 
stress, creep strain accumulati on and creep strain energy 
density. However, the accumulation of creep strain and 
creep strain energy density depend on relaxation time, 
temperature and number of thennal cycles. Therefore, 
further creep studies are required considering various 
relaxation times, temperature and a greater number of 
thennal cycles. The inelastic strain based eSlimated lives 
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demonstrate the significant impact of non-unifonn 
temperature distribution (case C) on fatigue life of solder 
jo int in the chip resistor, case C predicting highest 
number of life cycles. However, the accumulated inelastic 
strain is from 2nd lhennal cycle, which needs further creep 
analysis to establish the stabi lised accumulated inelastic 
strain per cyc le. TIle capture of thermal data for the actual 
com ponents studied and a more accurate thenna l model, 
laking into account the therma l mass distribution in the 
assembly, wi ll be used to assess the interaction of power 
and thermal cycles on fatigue . Future analysis will also 
establish the relevant contributions of plastic and creep 
strains to fatigue damage and the life reduction 
attributabl e 10 post reflow stress relaxation. 
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3D STUDY OF THERMAL STRESSES IN LEAD-FREE 
SURFACE MOUNT DEVICES 
Pradeep Hegde, David Whalley, and V.dim V. S ilberschmidt 
Wolf SOli School oJ Mechanical {UU/ Manufacturing Engineering, 
Loughborough University. Loughborough, Leicestershire. UK 
The paper prCSi!nt,f the sllIdy of lIolHIlli/orm tempcrulllre dislribuliom; in u flip chip 
electronic assembly, ami the use of these temperature distributions 10 ""aIY!,1! the 
the,.",,,1 :UreSJC,\' j" leml-/ree solder j();III,~ if! slIrface mQllnt del'ices. The ,hel'ltml stre.\',\'e.\' 
ill Ihe softIeI' joillls tlrc lIIuinly dlle /0 the m;.wllutch in ,he coeffidem s of thermal 
exp(uuiolU' between the componellt and Sllb.uraU! materials. alld temperal/lre gradien/ 
in /he elu /ronic a,\·sembly. The thermo-elasltr l'isco-plas/ic fini/I! element allalysis is 
carried Ollt 10 im'cstigatl! the extellt o/ /hermal stresses illd'lced ill solder joill',~ between 
a sm/aL'e 11I01lllt compOllell/ ami (I FR4 <:irclli/ bO(lrd (.~lIbSlr(lte) uflder condition.\' 
0/ thermal cye/ing "'ith the chip re.~iSfOr opera ti,,!: at iu full power cOlldition. Three 
different cases of spatial temperatllre diSlrihll/iOlll' are cOluidered ille/mlillg Olle ",ith all 
experimellfally oblailled "on-uniform temperaturc di.\'tribll/ioll. A comparatil'c study 0/ 
thermal l'trelises is performed u.filll: (I near-eutectic S"Ageu solder ma/erial for three 
different thermal ca.~e.\'. 
Kt'y,,'ol'ds: Cn .. 'Cp: Lead-free solder: Surface mount device: Temperature distribut ion: Thermal stresses 
INTRODUCTION 
Solder joints are commonly used in electronic packaging for mechanical 
support and electrical connection of components. Various technologies are used 
to create solder joints in electronic paCkaging depending on the type of electronic 
products being manufactured. Driven by a desire for miniaturization and increased 
circui t speed, a surface mount technology (SMT) has been widely adopted in 
electronic packaging. However, introduction of SMT also brought with it a new era 
of joints' fa ilures. A major finding of clectronic package fai lu res is that the joint 
material does not demonstrate an adequate abi lity to sustain deformations due 10 
cycl ic varia tion of temperature during operation [I , 2]. 
The applications of electron ic packages vary from entertainment to aerospace 
industries. In these applications, solder joints operate under severe temperature 
conditions compared to their mehing temperature - the temperature ca n change 
between 21SK to 39S K. This cyclic va riati on of temperature makes so lder joints 
prone to thermal stresses that can be caused by vario us reasons. For instance, 
Received 20 March 2008: accepted 28 May 2008. 
Address co rrespondence to V. v. Silberschmidl. Wolfson School of Mechanica l and 
Manufacturing Engineering. Loughborough Uni vers ity, Leicestershire LEII 3TU. UK, E-mail : 
V.Silbcrschmidl@lboro.ac. uk 
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a body. restriclCd from ils free expansion due 10 uniform change in lemperature 
experiences thermal stresses as well as a component under a non-uniform change 
in tempera ture. Thermal stresses can also be induced due to the mismatch in 
Ihe coefficienl of Ihermal expansion (CTE) belween differenl componenls of an 
assembly [3]. However, in electronic packaging, solder joinls experience thermal 
stresses due to a combined effect of non-uniform temperature distributions in the 
packagc when il is powered and Ihe mismatch in CTE between the component and 
substratc materia l. 
The therma l stra ins in the electron ic packaging are cyclic in nalure due to the 
variation in the operating cond itions such as powering on and off of the assembly, 
and cycling variations in the ambient tempera ture. Therefore, thermal fatigue is onc 
of the major failures in the surface mount solder joints. T he problem of fa tigue 
in solder joints is linked la an intermittent character of heat generation during 
power cycling in the electronic components. The genera ted heat is dissipated by 
radiat ion, convection and conduction. The last mechanism results in the hea t now 
through the solder joint to the substrate, heati ng up both . Since the co mponent and 
substratc materials have dirrerent CTEs they experience relative displacement due 
to expansion. Both the component and substrate are significa ntly sti frer than the 
solder joint , so the repeated relative displacements produce a cyclic stress in it and 
its eventual fa tigue failure [I]. This problem has been worsened considerably by the 
introducti on of lead less surface mo unt devices since the size of the solder joint is 
very small and there is less compliance between the component and substrate. For 
instance, lead less devices such as chip capacitors and resistors, as well as ceramic 
chip carriers, have only a solder fi llet to relieve any induced thermal stra ins. Figure I 
demonstrates the solder joint' s crack in the surrace mount capacitor due to thermal 
cycling between 218 K to 398 K [4]. 
Solder joints arc also prone to creep due to high operating hom ologous 
temperatures (T. , the ratio of operating and melting temperature in absolute 
scale). For most of the solder materials T. is about 0.6 at the room tempera tu re 
(RT). Worki ng at such high T., the solder usually exhibits very complicatcd ra te-
and tem pera ture-dependent mechanical behaviours such as viscous creep, stress 
Figure I Solder fillet cracking in thennal cycling test between 218 K to 398 K on 18 12 si7.e ccr.lmic 
capacitors (4). 
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relaxa tion, and plasticity [2, 4, 5]. This resul ts in accumulation of creep damagc 
alo ngside wit h thermo-mechanica l damage. Predicting the reliability of solder join ts 
under such conditio ns is complicated since they are at complex states of stress 
and strain [I , 3]. In addition, an exchange of lead-contain ing solder materials with 
lead-free ones added morc concerns for the electronic industries with rega rd to 
manufacturing of reliable products. Eutect ic or near-eutectic SnAgCu alloy used as 
possible replacement for well-established SnPb soldcr alloys arc considerably less 
studied. However, the use of experimental techniques such as accelcratcd tests, for 
obtaining test data to assess the reliability of solder joints is both time-consuming 
and difficult to extrapolate to predict operational reliability. 
Recent ly, numerical simulations based on finite elemen t analysis became a 
tool to investigate the reliability of solder joints subjected to thermal cycling. Most 
simulations deal with reliability for conditions of thermal cycling and power cycling, 
usually, uni form tempera tu re distributions in the assembly are considered linked 
to the variati on in ambient operating conditions. Thcrmo-mechanical analysis of a 
chip-scale package (CS P), assembled using both lead-free and lead-con ta ining soldcr 
materials [6], and thcrmal cycling ana lysis of nip-chip solder joint rcliability [7] arc 
typical examples. H owever, research into the effect of non-uniform temperature 
distributions in assemblies due to continuous heat dissipation by the chip resistor 
along with cyclic variation in the ambiel1l temperat ure is insufficien l. Hence, this 
papcr focuscs on effcct of actua l tempera tu rc distribu tions in thc powered Oip-
chip electronic assembly and finite-elcment simulations using these temperaturc 
distributions ror va rying ambient temperature. The fi nite-element model accoul1ls 
for both plasticity and thc crcep behaviour of a new Icad-frce SnAgCu solder alloy. 
A comparison of 3D evolution of thermal stresses in thc solder joint is performed 
ror three dirrerent thermal cases including the experimentally measured tempera tu re 
distribution for powercycli ng. 
EXPERIMENTAL ANALYSIS 
In order to obtain the temperature distribution in an electronic assembly, 
experimel1ls were carried out with a nip-chip electronic assembly for power cycling 
condition, using an infrared ( I R) Thcrmoscnsorik camera. An I R technique is a 
eOl1l3ctiess temperature measurement technique where radiation emitted from a 
surrace is captured by a thermal camera and processed ror obtaining temperature 
distribution over that surface. Although the nip-chip asscmbly used in cxperiments 
is different fro m the component (chi p resistor) modelled, the general sizc and joint 
dist ribution makc both flip-chip and chip rcsistor assemblics comparablc, allowing 
the flip-chip cxperimcnta l rcsults to provide an indication of thc temperature 
gradients in the chip resistor. 
Specimen Preparation 
The flip-chip specimens were sil icon-on-silicon multi-chip modules (MCM s) 
tha t matched the description of those uscd in a previous cxperiment [8]. Both 
MCMs consisted of a 3 mm x 3 mm x 0.5 mm "heater" chi p tha t borc a large 
central resistive clement (the heater) in addition to small aluminium tracks and 
36 connection pads. The "carrier" ch ip was larger at 6mm x 6 mm x O.5mm and 
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Heater 
E 
E Substrate (FR4 
Figu re 2 Schematic or specimens used in experiments. 
included larger ball grid array pads fo r external connecti ons, as well as the 
correspo nding pads to match th ose on the heater chip. The la tter was attached to 
the carrier chip so that a standoff height of 35 fl m (witho ut underfill ) was achieved. 
The MCMs were subseq uently attached to the substra te by a thermally conductive 
adhesive pad. A schematic of the assembled specimen is shown in Figure 2. 
The specimens were attached to either a copper or FR4 substratc and 
sprayed with matt black pa int to achieve uni form cmmissivity over the surface. 
The specimens were mo unted vert ically, powered at 1.2 W, and cooled by free 
co nvect ion. The camera, fitted with the micro lens, was mounted on the tripod, the 
specimen was powered on for few minutes to stabilize the temperature distribution 
in the specimen, then micro lens was focused on the specimen and the temperature 
distribution was ca ptured. 
EXPERIMENTAL RESULTS AND DISCUSSION 
Experiments were ca rried out for two power dissipat ion conditions (0.44 W 
and 1.2 W) for two specimens, o ne wit h FR4 and another with copper as substra te 
Figure 3 
K 
378 
· 373 
Temperature dis tribu ti on (in K) in a chip mounted on FR4 substrate at 1.2W. 
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Figure 4 Effect of subslralc on temperature distribution in the chip for free convection. 
t043 
materials [4]. These power dissipa tion cond it ions arc seJected to establish a 
relation between temperarures of the chip and substra te. The captured temperature 
distribution for continuous power dissipa tion of 1.2 W over a chip surface is given 
in Figure 3, along with the path lIsed for temperature distribution ana lysis over the 
chip. F igure 4 shows the temperature distributio ns across the width o f the chip for 
both substrates. The effect o f the substrate material o n the tempera ture distribution 
over the chip surface is very clea r from the comparison of these temperature 
distributions. 
Since copper is a beller heat conducto r than FR4, more heat is dissipated from 
the nip-chip assembly to the atmosphere, resul ting in lower temperature magn itudes. 
For both specimens the maximum tempera ture is observed at the cent re of the 
chip, where a heal-generating resisti ve element is situated. The distribution of the 
temperature over the chip surface is nearly symmetric for the chip mounted on 
copper substra te while that for the chip with a FR4 substrate is asymmetric. This 
may be due to the manufacturing deficiency with a skewed resistive element. The 
patches appearing cool in the image may be attributed to non-uniform applica tion 
of black paint. From the variatio n of chi p and substrate temperature with power 
dissipation. fo llowing relation is deduced, 
( I ) 
where Tchip is chip temperature and Tsub is substratc tempera ture. 
This experimental study confirms that, as expected, FR4 substrate induces a 
higher level of tem pera lUre in the flip-chip assembly. Also the average temperat ure 
gradient. which is a difference between maximum and minimum temperature in the 
assembly, is higher for speci men with FR4 as a substrate materia l. Thereforc, the 
temperature distributio n obtained for fli p-chip assembly wi th FR4 substra tc is used 
as tempera ture boundary cond itions for thermal a nalysis, which is la ter used in 
structu ral analysis. 
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THERMAL ANALYSIS 
Finite clement analysis is broadly used lo study variolls engineering problems 
such as new producl design, improving Ihe exisling producls, Iheir reliability, in 
studies o f new materia ls etc. Due to the legislation int roduced across the world to 
remove the lead content from electronic products. reliabi lit y of the new genera lioll 
of lead-free solders should be thoroughly tested before introduction into products. 
The finite element technique enables a researcher 10 simulate the various operating 
conditions of solder joints and study the structura l behaviour such as thenno-
mechanical, creep, and low cycle fatigue damage. In finite clemen t ana lysis the 
structural problem is represented in terms of a mathematical model that is solved for 
field variables. In the present work, fin ite cle ment ana lysis has been used to obta in 
the tempera ture distribution in the chip res istor assembly and study the structura l 
response of solder j oint for three different therma l cases . 
Finite Element Mode l 
The fi nite clement analysis, both thermal and structu ral , of a ch ip standard 
Panasonic 1206 resistor was implemen ted with commercia l software ANSYS. T he 
geometric dimensions of different components of this resistor assembly arc shown in 
Figure 5. Due to the co nstructi on of the chip resistor assembly, which is symmetric, 
only one ha lf of its geometry is shown for a side view (Fig. 5(a» and considered for 
fini te element modelling. A 3D finite clement model is considered for the thermal 
stress study to capture the entire 3-dimensional distribution of the temperature and 
its effect on the thermal st ress integrity of the solder joint. 
Figure 6 shows the meshing used in the assembly as well as the c ritical region. 
Since the solder joint is our area of interest, a finer mesh pattern has been used 
there. Thc finite clement model is built wi th 8-noded hexa hedral elements. ANSYS 
employs an error approximation technique based on the Zienk iewicz-Zhu scheme. 
In this scheme, an initial stress error cont ributed by each element at each node is 
ca lculated as fo llows [9]: 
(2) 
I' •• mm 
1.8mm 
' I 
eom,.,...,. X-• .r ./"-"" I I 
1. 0.1 tml 
25 mm 
Substrata 
(a) (b) 
Figure 5 Geometrical details of chip resistor assembly: (a) side view and (b) front view. 
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k:: 
Figure 6 Meshing or chip resistor assembly. 
where {.6. (j~} is the stress error vector at node 11 for element i, {cr~} is the averaged 
stress vector al node 11 , { (1~ } is the stress vector of node 11 of element ;, 
T hen, the stress bou nds arc es timated considering the above error: 
a'!'xb = max (0'(,' + Au ) J . J.t! tI 
(3) 
(4) 
where ajlllb is the nodal mi nimum of stress quantity (SM NB). (J~r'b is the nodal 
maximu m of stress quanli ty (SM XB). 
An error es timation study was ca rried o ut a t the fi llet region of the solder joint 
to assess the mesh qua lity for the creep ana lysis. In this study a linea r sta tic analysis 
was co nducted for different mesh patterns a nd re la ted element dimensions, and the 
maximum nodal stress (S MX) in the fillet of solder joint was assessed together 
wi th its bou nd SM XB. The mesh was considered to be suitable with rega rd to 
convergence when the difference between the magnirudes o f the ratio of SMX B and 
SMX for two co nsecutive iterations for the mesh pattern achieved the prescribed 
level. T here afC two main regimes of heat transfer in electronics packages wi th 
respective types of variations of thermal s tresses - tra nsient (power on/ off) and 
steady-state (durin g operation). In both cases, fo r the theory o f isotro pic therma l 
stresses a nd stra ins. the temperature distribution T (x , y, Z. /) in the package is 
ca lculated by solving the heat cond uction eq uation (wit h prescribed init ia l and 
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boundary condilions Ihal are described nexl [10]): 
(5) 
where V2 = ~ + ~ + ~ ; T == T(x, y, z, f) is instantaneo us absolute temperature; 
C" is heat capaci ty per unit mass; p is mass dens ity; k is the heat conduction 
coefficient; W is heal genera tion per unit lime per un it volume. 
RESULT AND DISCUSSIONS 
Therma l stresses arc the major cause of concern in the rel iabi lity of so lder 
joints, as they operate in high temperature conditions compared to their melting 
tem pera ture. Hence it is importan t to model the exact therma l field correspond ing 
to the in-fi eld conditions for the structural ana lysis. The discussed experimental 
work gives only the surface temperature of the chip assembly. In order to obtain 
the internal temperature distribution in the chip resistor assembly a simple thermal 
analysis is carried oul considering only a cond uction heat transfer. For this thermal 
analysis surface tempera tures obtained from the experimen t arc used as boundary 
conditions. The chip resistor can operate in the temperature range between 398 K 
and 218 K. Therefore, the maximum tempera ture a chi p ca n achieve is 398 K when 
it is operating at its maximum power. Considering this chip temperature (Tch,p ), the 
substrate temperature (T"b) was ca lculated using Eq. ( I). The difference between 
temperatures of the substrate and chip gives the tempera ture grad ient on the 
o 
CJ __________________________________ ~CJCJ 
P (a) Q 
J K 
I I L M 
J K N 
(b) 
Figure 7 Zones of thermal boundary conditions: (a) side view and (b) lOp view. 
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Ta blc J Temperature leve ls lit different zo nes for two extreme ambient 
temperatures 
Thermal 
zone 
K 
L 
M 
N 
o 
p 
Q 
Boundary conditions at 
ambient temperature 398 K 
398 
386 
382 
384 
379 
376 
328 
343 
321.5 
Boundary conditions al 
ambicnt temperature 218 K 
294.5 
282.5 
278.5 
280.5 
275.5 
272.5 
224.5 
239.5 
218 
1047 
assembly when chip is operating at its max imum power condition. The thermal 
analysis was carried oul for IWO eX lreme ambienl lempera lUres 398 K and 21 8 K 
with maintaining the same temperature grad ient in the assembly due to the fact that 
the chip resistor is continuollsly dissipating heat at its maximum power. 
Figure 7 shows Ihe Ihermal zones used for Ihe applicalion of boundary 
conditions based on the experimenta l measurements. Table 1 gives the temperature 
levels used for differenl zones of Ihe resislOr assembly for Ihe ambient tempera ture 
398 K and 218 K. For exa mple, to apply the temperature boundary conditio n due 
to heat generated by resistive clement, an area covered by it (zone I in Fig. 7) 
on the top surface of the component is selected. Similarly temperature zones are 
selected based on the temperature d ata coll ected fro m the experimental work and 
respective temperature distributions are applied. A linearly varying temperature is 
applied on the bottom surface of the substrate, which is between zo ne H and I to 
replicate the reali ty when chip resistor is powered on. The obtained tempera ture 
distributions after thermal a na lysis a re shown in Figures 8(a) and (b) for ambient 
tempera ture 398 K and 218 K, respectively. T hese two temperature profi les arc used 
in the subsequent structural analysis as pans of the therma l history. 
THERMAL STRESS ANALYSIS 
Material Properti es 
The chip resistor assembly consists of a chip component made of alumina, a 
solder joint, a copper pad and a FR4 substrate. Since the material properties of 
the solder alloy greatly varies with the tempera ture, temperature-dependent e1aslO-
plastic material properties of Sn3.8AgO.7Cu (SAC) alloy [11 . 12] has been used fo r 
solder joint , which is given in Table 2. In this finite-element simul<lIion, the solder 
ma terial is modelled with the bilinear kinematic hardening (8 Kl ) material model. 
The model 's Dame is derived from the way a stress-strain curve is modelled and 
the type of ha rdening rule used for the plastic fl ow. In the model. both clas tic and 
pla stic regions arc represented by two stra ight lines wit h different slo pes. T he slope 
of the plas tic part is linked to the tangent modu lus, which is given in Table 2. T he 
kinematic strain hardening is used to include the 8ausehinger effect due to cyclically 
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Figure 8 30 temperature distributions (in K) in chip resistor assembly at ambient temperature 
(a) 398 K and (b) 218 K. 
Table 2 M aterial propert ies ror SAC solder {11. 12. 19J 
Temperat ure Young's modulus CTE Yield stress Tangent modulus 
(K) (MP,,) (pp on / K) (MP,,) (MPa) 
298 44400 21.2 38 154 
348 30700 21.7 30 134 
423 18800 23.0 17 132 
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varying thermal loads. The material properties of 96% alumina (AI, 0 3) were used 
for the chip component body, while high-conductivi ty copper and FR4 ma teria l 
propert ies were used for pad and substrate, respectively. 
There is a significant amount of research regarding the constitut ive equations 
for creep deformation in bot h lead and lead-free solder ma terials. For instance, 
Wiese et al. [13] studied the creep behaviour of Sn4.0AgO.5Cu for both bulk solder 
and flip chip so lder j oi nts. Thei r study identified two types o f creep mechanisms 
for steady-state deformat ion linked to the climb-cont ro lled (at low stresses) and 
com bined glide/ climb (at high stresses) dislocation behaviour. Similar studies were 
ca rried ou t by Sch ubert et al. [14] and Zha ng et al. [ IS], a nd both identi fied two 
regimes of the stress-strain rate behaviour. Both modelled the steady-state creep rate 
with a classica l hyperbolic si ne creep law: 
(6) 
where constant AI = 277984s- l , a multiplier to eq uiva lent stress a = 0.02447 MPa- l , 
a stress exponent 11 = 6.4 1, the activation energy Q = 5404 1 J / (K . mole), the gas 
constant R = S.3 14J / mol, e" is a steady state creep stra in rate, a is the eq uivalent 
stress. 
This law reduces to a power law in the low stress area (aa < O.S) and to an 
exponent ia l model in the high stress area (aa > 1.2) [l6-IS]. The hyperbolic sine 
creep model is adequate for most lead and lead-free solder materials, and it is lIsed 
in the present study to si mulate the viscous behaviour of the solder joint due to its 
high o perat ing temperatures. T he c reep pa ra meters, obtained by Schu bert et al. fo r 
Sn3.8AgO.7Cu solder material , are used in the creep a nalysis [14, 16]. 
Thermal loading and Boundary Conditions 
To properly estimate the effect of the real spatially non-uni fo rm temperature 
distributions on evol ution of thermal stresses, three cases of thermal boundary 
cond itions a re applied to the resistor assembly in the finite element elasto- plastic 
and creep analysis. Each case represents a various type of account ing for thermal 
conditions wi thin the same thermal history consisting of the reflow process a nd 
dwell at room temperature before thermal cycling. The reflow simula tion in terms 
of cooling from the melting point gives an amount of residual stress induced in the 
solder joint when the temperatu re of the assembly brought down from 490K to the 
room temperature. A typical thermal history used in therma l stress analysis is given 
in Figure 9, wi th duration of the total temperat ure cycle (DEFGH) I 320 sec. Point H 
in Figure 9 denotes the end of the first thermal cycle a nd the begin of the next 
o ne. All the subsequent cycles have the same thermal history as D EFGH . Following 
are the three different cases used in the finite element analysis of continuously heat 
dissipating chip wit h a va rying ambient temperature during thermal cycles after 
rcHow and thc dwcll at thc room tcmperature. 
Case A: In this case, spatially unirorm temperaturc distributions arc assumed 
the entire resistor assembly, e.g., du ring hot d well (D E) the entire assembly is at 
398 K, while during the cold dwell (FG) it is a t 218 K. 
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f igure 9 A typica l thermal history used in thermal stress anulysis: Cooling from 490 K (A B) - 48 sec: 
dwe ll at room tcmpcnllurc (BC) - 3600scc: rllmp CD - 300scc: h01 & co ld dwe ll (D E. FG) - 300 sce: 
ramps EF & GH - 360sec. 
Case B: In this case, Eq. ( I) is used to obtai n the temperature of the substrate 
in dependence of tha t on the com poncnt. For insta nce d uring hot the dwcll (DE) 
a uni form tempera tu re of 398 K is a pplied to the chip component , solder jo int and 
copper pad, while the substra te's temperature is 321.5 K . During the cold dwell (FG) 
the chip component, solder joint and copper pad are at 294 K and the substra te 
tempe rature is 218 K. It is assumed that the assembly has the sa me temperature 
grad ient as for the hot dwell due to continuous heal dissipa tion at its maximum 
power. 
Case C: In Case C, thc actual tempera ture gradien t bascd on the thermal 
FE analysis for the chip res istor opera ting a t its fu ll load and the varying ambient 
temperature is co nsidered. Hence, the tempera tu re profi le shown in F igure 8(a) is 
used for the hot dwell (DE) and the one in Figure 8(b) is used for the cold d well 
(FG). 
A symmetry boundary condition is applicd on the symmetry faccs (Fig. 6) 
o f thc assembl y to represent thc structural symmetry and to prevent a rigid body 
motion. The bottom nodes on the symmetry plane are also constrained to prevent 
the rigid body motion in the Y -directio n. 
RESULTS AND DISCUSSIONS 
In our finit e element analysis, the chip res istor is subjected to 5 tempera ture 
cycles (see Fig. 9). The results of simulat io ns are presented only for the solder joiot , 
since it is our a rca of interest. The reflow process is commonly used in surface mount 
devices to crea te solder joints. In this process the whole assem bly passes through an 
oven where the max imum temperatu re is above the melting point of the lead-free 
solder a lloy. Hence, it is important to know the strcss induced in the solder joint due 
to cool ing of the assembly in the refl ow process from 390 K to roo l11 tempera ture. 
Different components of the thermal stresses in the solder joint are stud ied after the 
refl ow and shown in Figu re 10. The dist ributions o f the thermal stresses show tha t 
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-511 -411.8 -3tJi -223 -Ill -3.9 5.3 146 23.8 33 -~ -12.1 -~7 7.7 11.3 21 27.7 343 ~ 
(a) (b) 
-24-17-0 -3 411~2S323!l 
(c) (d) 
Figure 10 Distribution of therma l stresses in solder joint after rcflow: (a) G u ; Cb) er" : Cc) a~ : (d) (lxy-
the fillet of the solder jo illl is the area of stress concelllra tion and the magnitude of 
the residual stress induced in the solder joint is above the yield Stress of the SAC 
solder a lloy at room tempera tu re - 38 MPa. As expected. 6 " is the domi nant stress 
component due to the contraction of the assembly wi th decrease in tempera ture, 
which also results in shear stress (Jxr The va riation of the component stress (lxx ' at 
location of stresses with maximum magnitude (compressive in this case) in the fi llet 
(point '0 ' in Fig. lOa). over the dwell a t room temperature a nd temperature cycles 
was studied and is shown in Figure I I (a). The room-temperature dwell results in 
a relatively quick decrease of residual st resses durin g the first 10min . due to the 
relaxation process. The laller decelerates after this initial stage of the dwell . resulting 
in 62% decl ine a fter first hour. The stress variation is presented o nly for 3 cycles 
due to a transition to a quasi-sta ble configuratio n after firs t four thermal cycles. The 
evolution of the component stress demonstrates the effect of three different thermal 
boundary conditions. 
The magnitudes of stress arc simi lar for Cases Band C; however Case 
A induces compressive stresses of higher magnitude than in B and C. Another 
importan t observa tion is that in the case of the uni form temperature distribution 
(Case A) the relaxation of stress at cold dwell is absent due to a lower homologous 
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~ 
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-
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.... ..... U 
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Timo(s) 
Cb) 
Figure I1 EvolUlion or (<I ) component stress Cl . . and (b) shear stress u~r 
temperature (Th = 0.44). But at ho t dwell all th ree cases show comparable extents 
of relaxation due to higher Th - As temperature cycli ng progresses the stress levels at 
hOI dwell practically coincide fo r all three cases. The evolution of shear stresses in 
the solder joint is also studied for the maximum stress location in the fillet (poi nt ' P' 
in Fig. 10(d)). Figure II (b) demonstrates the varia tion of shear stresses for renow, 
relaxation at room temperature and 3 temperature cycles. The general character 
and main features of the shear stress evolution arc similar to those for the stress 
component " XX ' with Case A ex hibiting higher stress levels and Case C lower stress 
levels. Here also no relaxation of s tress at cold dwell is observed in case of Case A, 
and stress levels converge for all three cases at ho t dwell as the cycle progresses_ 
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Figure 12 Accumulation or inelastic strain. 
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Since the stress levels induced in the solder joint are in plastic region, they 
cause an irreversible stra in in it. At the sam e lime, deformati on in the solder joint 
due to creep also contributes to the permanent strain . Therefore inelastic strain, 
caused by a combined effect of plasticity and creep, was calculated for the solder 
joint at point ' p ' in the fi llet. Figure 12 shows the evolutio n of inelastic strai n 
for Cases A, B and C. All three cases correspond to thermal ratchet ing aner the 
renow and dwell at room temperature: each thermal cycle results in the incrementa l 
increase in the levels of inelastic st rains. As expected, thc accumulated inelastic 
strain (permanent) strain at the end of 5 temperature cycles is maximum for Case 
A, while that in Case C is minimum. 
The inelastic strain accumula tion after five thermal cycles is 33% and 40% 
lower for Cases Band C, respecti vely, than that in Case A. In the latter case, 
there is no inelast ic strain accumulation at cold dwell due to low homologous 
temperatu re, resulting in the absence of st ress relaxation . In contrast the inelastic 
strain accumulation takes place fo r both hot a nd cold dwells in Cases Band C. 
However, the amount of accumulation is greater for cold dwell than that of hot 
dwell due to higher level of stress in the solder jo int during cold dwell. 
CONCLUSIONS 
In this paper, the experimenta l wo rk is aimed at determination of the 
tempera tu re pro files in the working nip-ch ip assembly. It is demonstrated th at 
the real spat ia l temperature distributions are not uni form, resulting in thermal 
gradients in the assembly. Finite element simulations are used to study the 
eFfect of non-uniformity as opposed to the sta ndard assum ption of uniform 
temperature distributions in microclectrinics components when they are powered. 
Thi s is implemented in terms of three varian ts of thermal boundary conditions, 
linked to experimenta l results. Their eFfect on therma l stresses and inelas tic 
strain accumulation in the surface-mount solder joint is studied. From the 
three cases considered, the non-unironn temperatu re distribution (Case C) in the 
resisto r assembly demonstrate the lowest stress levels as well as inelastic strai n 
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accumulal ion whi le the uniform temperature distribution (Case A) demonstrates 
the highes t ones. Obvio usly, the commo n assumptio n of the uniform lempcrature 
fie ld in powered component overestimates thermal ratchcting for the studied 
loading history. Therefore, it is very important to consider the actual tempera ture 
distribut ion rather than a uniform onc in the finite-element simulation to study 
stress and strain conditions in the solder joint. 
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Abstract 
It is well known that in surface mount technology 
(SMT), thermal strains in electronic assemb lies are 
induced in the so lder joints by the mismatch between the 
coefficients of thermal expansion (CTE) of the 
components, substrate and so lder, both during their 
processing and in service. Therefore, thermo-mechan ical 
damage is like ly to occur in the solder and the principle 
reliabi lity hazard in SMT assembl ies is the resulting 
fati gue crack ing of the so lder fill et, caused by cyclic 
thenmal stresses. These stresses may be caused by bOlh 
cyclic variat ions in power diss ipation within equ ipment 
and by external environmental temperature changes. M ost 
work reported to date has focused on the effects of 
env ironmenta l temperature changes, although for many 
types of equipment power cycling may result in 
s ignificant stresses. The present paper describes the 
experimental detenmination of the actual temperature 
distribution in a chip resistor assembly when it is 
powered. The paper also discusses the s ignifi cance of 
such experimentally determined non-unifonm temperature 
distributions in electronic assemblies to fat igue damage 
accumulation due to both power cycling and to cycl ic 
variations in the ambient temperature wh ilst the chip 
resistor is powered . This fatigue damage accumulation 
study is carr ied out using fin ite element analys is. 
Introduction 
The primary functi ons of so lder joints in electronic 
assembl ies are to achieve electrical connectiv ity and 
structural integri ty, but structura l integrity is a 
req uirement for conductivity. The functiona l reliabi lity of 
electronic products therefore depends on the structural 
rel iabi lity of the so lder joints. Due to the ban imposed on 
use of SnPb solders in many electronic appl ications, most 
manufacturers have been forced to adopt lead-free 
solders. Eutectic and near eutectic SnAgCu so lders have 
been widely adopted as replacements for the well 
establ ished Sn Pb based solders. Any lead-free solder 
must have its rel iabili ty studied in the anticipated 
operational conditions before implementation in 
electron ic products. 
In ty pica l app licat ions, so lder join ts form a bridge 
between a substrate and the components. The difference 
in coefficient of themlal expansion (CTE) between the 
substrate and component may cause s igni ficant thenmal 
stresses during operation. For the reliable funct ioni ng of 
electron ic products, solder joints must accommodate the 
97B-t-4244-2Bt 4-4/0B/S25.00 ©200B tEEE tOBl 
thermal strains caused in operation due to the mismatch in 
CTEs. The ab il ity of solder to withstand cons iderabl e 
fa tigue damage is critical for the reliable funct ioning of 
electronic products. Stronger so lder materials that could 
resist these thermal stresses without fatigue damage could 
result in an unacceptable change in the fai lure mode, with 
fai lures occurring in the component or substrate rather 
than in the solder [I] . The most commonly used so lders in 
electronic app lications are Sn based. These are prone to 
thermal fat igue damage because the thermal anisotropy of 
the p-Sn phase causes in tergranu lar fa tigue damage upon 
thenna l loading [2, 3]. 
So lder joints are subjected to thenmo-mechanica l 
fa tigue damage during operation with the Auctuation of 
local temperature. The repeated heating and cooling of 
electron ic devices induces cyclic strain in the solder joint 
resulting from the CTE mismatch between component 
and substrate. The operating temperature may vary 
between extremes as w ide as 2 18K to 398K, depending 
on the app lication in which the electronic device is being 
used. This means typ ical lead-free so lder joints, with 
mehing points o f around 217°C (490 K), operate at 
homo logous temperatures (Th) of between 0.45 and 0.81 , 
which is sufficient for rapid creep deformation to occur 
under moderate loads. Hence, studies of the fat igue 
damage in solders must consider creep behaviour. 
Experimental methods such as shear or mechanical shock 
tests which may be used for so lder jo int bond strength 
detemlination do not provide any infonnation about their 
fatigue behav iour. Hence, therma l cycl ing tests are 
common ly used to determine the fatigue damage due to 
cyclic variations in temperature, but it is laborious and 
time-consum ing. Therefore, finite element analysis has 
been employed in recent years to simulate the damage 
phenomenon with cons ideration of different field 
operating cond itions. However, most of the reported 
finite element simulations of thermal fa tigue damage in 
solders have been carried out considering thermal 
cycling, wh ich is application of a changing, but un iform 
temperature distribution across the electronic assembly, 
which is contrary to the actual temperature d istribution [4, 
5]. In applications such as automotive, aerospace etc. , the 
ambient temperature can vary significantly when the 
electronic devices are in operation. T his type of situation 
is very difficult to include in accelerated life testing to 
understand its influence on the fatigue damage. However, 
in finite element ana lysis such vary ing operating 
conditions can be read ily included. 
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In th is paper, the temperature distribution in a chip 
resistor assembly is detenn ined us ing infrared 
thermography. These temperature distribut ions are then 
used as boundary condi tions in a finite element creep 
analysis to replicate the infield thennal conditions dur ing 
power cycling. A comparison of the resulting creep 
damage is made between application of a uniform and 
non-uniform temperature distribution within the chip 
resistor. Finite element analysis is also carried Ollt for 
cyclic variations of amb ient temperature with the chip 
resistor continuously powered. 
E.xperimental Work 
Procedure 
In frared (IR) thermography was used to determine the 
temperature profi le in a typical chip resistor for power 
cycling. A schematic diagram of the temperature 
measurement set up is shown in Fig. I . The experimental 
set up consists of a Thermosensorik camera, a 1206 chip 
resistor assembled on to a FR4 substrate, and a power 
supply. The details and background on these 
thermography experiments are given in [6] . 
Figure 2 shows the construction of the chip resistor 
used in the experiment. The chip resistor consists of an 
alumina substrate on which a thick film resistive element 
is printed. The thick resistive element is covered wi th a 
polymer resin based protective coat ing. The alumina 
substrate is covered with a solderable electrode 
termination at the ends. The ch ip resistor is mounted on a 
1.6 mm thick FR4 substrate wh ich has 35~m thick copper 
tracks used for powering the ch ip res istor. The 1206 ch ip 
resistor is rated to operate in the temperature range 
between 21S K and 42SK with a max imum power 
d issipation of 0.25 W up to an ambient temperature of 
343K, reducing to OW at 42S K. The res istor is reflow 
soldered to the copper tracks using Sn3.SAgO.7Cu (SAC) 
solder with a melting point of 490K. The res istor 
assembly was sprayed with a thin layer of a matt black 
pai nt to prov ide a uniform high emissiv ity temperature 
measurement surface. The experiment was carried oul for 
two different loading conditions: (A) the full rated load 
(0.25W) and (8) a derated load (0 .1 5W). The chip 
resistor was powered and, after the temperature 
distribution had stabi lised, the temperature profile was 
captured with the IR camera. 
Specimen 
IR C;IIn eril 
22 mm 
Mounting 
Fig. I : Schematic diagram of experim ental setup 
Pro,ledtive rooting 
Alumina subs rate 
elemeri 
Fig. 2: Construction of a 1206 chip resistor [7] 
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lA a..,n';m.: ~. , 7 
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'I E ~ 
12111111 
)1 
Fig. 3: Geometr ical mode l of the chip res istor assembly 
Results and Discussion 
A. Fu ll load (0.25W): The temperature distribution in 
the chip resistor at 0.25 W is shown in Fig. 4(a). The 
maximum temperature of 334.5K was at the centre of the 
thick film resistive element, where the heat is generated, 
and decreased towards the boundaries of the chip. The 
temperature distribution was also eva luated across the 
length and width of the chip resistor. Figures 4(b) and (c) 
show the variation of temperature along lines I and line 
2. The temperature distribution along line I is 
symmetrical, while that of line 2 is skewed towards one 
side. Manufacturing defic iencies wherei n the heat 
generating resistive element is skewed towards one side 
may be the reason for the asymmetrical temperature 
distribution along line 2. 
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The temperature distribution obtained using the IR 
camera was validated by comparison with temperature 
measurements from thermocouples bonded to the sample 
at the locations indicated in Fig.3 on the centra l line. 
Calibrated K-type thennocouples with a wire diameter of 
40 fl m were used and these thennocouples were 
connected to a digi tal thermometer. Table I presents a 
comparison of the temperatures at these locations. The 
temperatures pretty well match for both measurement 
methods with a max imum discrepancy of I K. The 
temperature grad ient, which is the difference between the 
maximum and minimum temperature, in the chip resi tor 
assembly is calculated to be 22.5K for the fu ll load 
condition. 
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Fig. 4: Temperature distri but ions in the chip res istor: (a) 
over chip surface; (b) along line I; (c) along line 2. 
The full load experiment was repeated fo r a higher 
room temperature (297.5K) to understand its effect on the 
temperature gradient in the assembly. The temperature 
measurements for this condition are also shown in Table 
I . The temperature distribut ion in the chip is sim ilar to 
that observed at the lower room temperature (295K). The 
maximum temperatures in the chip increased marginally. 
while the temperature gradient in the assembly decreased 
by one degree. Again, the comparison of temperature 
between thermocouple and thermal camera measu rement 
is good, with a maximum discrepancy of 3K at the chip 
centre. The drop in temperature grad ient may not be 
sign ificant; however, since the thermal strain in the solder 
jo ints is the di rect effect of the temperature gradient in the 
assembly, and the temperature distribution at a room 
temperature of 295 K was used in the subsequent fin ite 
element analysis. 
Table I Measured temperature using thermocouples 
and thennal camera at full load (0.25W) 
Location Room Temperature Room Temperature 
(Fig. 3) 295 K 297.5K 
Thenno- Therma Thermo Thennal 
couple I - Camera 
Camera couple 
I 333.5 334.5 335.5 338.5 
2 329.0 328.0 330.0 328.0 
3 327.0 327.0 329.5 326.0 
4 3 12.0 3 11.0 3 17.5 3 16.5 
5 326.0 328.0 
6 325.0 327.0 
7 3 12.0 3 11 .0 3 17.0 3 16.0 
8 3 11.0 3 14.0 
9 318.0 319.0 
10 31 1.0 314.0 
Thermal Finite Element Analysis 
A 20 fin ite element themlal analysis was carried out, 
using the experimentally determined temperature 
d istri but ion in the chip resistor as the boundary 
cond it ions, to obtain the full temperature distribut ion for 
use in the fo llowing creep analysis. Figure 5 (a) shows 
the temperature boundary conditions used at different 
locations on the assembly for thennal analysis. The 
locations of the boundary cond it ions are s imilar to tho e 
used for temperature measurement compari son. The 
symmetry plane is considered to be an adiabatic surface, 
i.e. without any temperature boundary conditions appli ed 
to it. A linearly vary ing temperature is applied only on the 
bottom surface of the substrate to rep licate the 
experimental temperature distribution in the assembly. 
Materia l propert ies used for the thermal analysis are 
presented in Table 2. The obtained temperature 
d istribution afte r therma l ana lysis is shown in Fig. 5(b). 
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Table 2 Material propel1ies used in thermal analys is 
Dens ity Thermal Material conductivi t (gm/cm3) y (W/mK) 
Alum ina 3.97 25 
Solder 7.5 60.32 (SAC) 
Copper 8.96 400 
FR4 1.96 0.3 
333.5 328 
313 
Copper pad SubSlralC 
318 311 
linear va Il1g temperature 
(a) 
3 11 313.5 316 318.5 321 323.5 326 328.5 331 333.5 
(b) 
Fig. 5: Thermal analysis of chip resistor assemb ly at 
0.25W: (a) temperature boundary conditions used; (b) 
predicted temperature distribution (K) 
B. Derated load (0. 15W) : As the ambient temperature 
increases, the maximum allowable power dissipation in 
the ch ip resistor decreases. An experiment was carried out 
to establish the temperature d istribution in the ch ip 
resistor while it is operating at an ambient temperature of 
398K. At this temperature, the maximum load at wh ich 
the 1206 chip resistor can be operated is 0.15W. 
Figure 6(a) shows the temperature distribution in the 
chip resistor for the derated load of 0.15W, which 
resembles the temperature distribution fo r full load 
condition, but with a decrease in the magn itude of the 
temperature ri se above ambient. The maximum 
temperature is again , as expected, observed at the centre 
of the chip and the variation of temperature a long line I 
and line 2 is similar to that observed for full load. The 
thennal camera temperature measurements and those 
from the thermocouples again match very closely, as 
shown in Table 3. The temperature gradient observed in 
the assembly is 12.5K, which is proportional to the 
decrease in power input IQ the specimen. 
(a) 
319 
317 
315 
313 
311 
309 
307 
246 248.5 25 1 253.5 256 258.5 26 1 263.5 266 268.5 
(b) 
-110 411 .'1 412.8 4 14.24 15.6 416.9418.3 4J9.7 421.1 422.5 
(c) 
Fig. 6: Temperature distribution at 0.15W: (a) measured 
over chip surface (b) predicted for an ambient 
temperature of 2 18K; (c) predicted fo r an ambient 
temperature of398K (K) 
The thermal analysis was repeated for ambient 
temperatures of 2 18K and 398K, using both the fu ll and 
derated load temperature distribut ion as boundary 
conditions respecti vely. This was carried out to establish 
the full temperature distribution in the assembly for 
continuously heat dissipating chip res istor wi th varying 
am bient temperatures between 2 18K and 398K. The 
locations (Fig. 5(a» of the thermal boundary conditions 
are the same as used for the full load condition. Figures 6 
(b) and (c) show the temperalUre distribution obtained 
after thermal analys is respectively for ambient 
temperatures of 218K and 398K, and these temperature 
profiles are later used in the cyclic creep analys is for 
variation of the ambient temperature between 2 18K and 
398K with the chip resistor powered. 
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Table 3 Measured temperatures from thermocoup les and 
thermal camera for derated load (O.IS W) 
Location Room Temperature 29SK 
(Fig. 3) Thermo-coup le Thermal Camera 
I 3 18.5 318.0 
2 3 16.0 315.0 
3 3 15.0 314.0 
4 308.0 307.0 
S 315.0 
6 3 14.0 
7 306.0 306.0 
8 306.0 
9 3 12. 0 
10 306.0 
Structural Finite Element Analysis 
FE Model, Loads a nd Bo unda ry Condit ions 
A 2D finite element (FE) model of the chip resistor 
assembly was built for the creep analysis. The FE 
modelling was done using plane strain elements, which 
have been shown to provide an accurate simulation of 
such chip resistor assemblies [9] . On ly one-half of the 
geometry is considered in the finite element ana lysis, 
making use of the structure's symmetry. Figure 7 shows 
the quality of mesh used in the critical region of the 
solder joint of the chip assemb ly. 
The majority of solder joints failures in electronic 
packaging are due to thenno-mechanical/creep fatigue. 
Therefore, only therm al loads are cons idered in the finite 
element analysis. The thermal history used in the power 
cycling s imulation is deta iled in Fig. 8. Creep analysis 
was carried out for three thermal loads: 
Case I: Non-unifonll temperature distribution (F ig. 
5(b» in the chip resistor assembly at hot dwell (line DE in 
Fig. 8), which represent the power cyc ling s imulation. 
Case 2: Uniform temperature distribution in the chip 
assembly at hot dwell (DE) of the theml31 history with 
the max imum temperature of 333.SK taken from the full 
load therma l simulation at room temperature. This 
represents the thermal cycling simu lation. 
Case 3: For the finite e lement creep ana lys is inc lud ing 
cyclic variation of the ambient temperature with a 
continuously heat dissipating chip, the chip resistor 
assembly is cycled between the temperature profile 
obtained for ambient temperature 398K at hot dwell (line 
DE in Fig. 8) and 218K at cold dwell (line FG in Fig. 8). 
A symmetry boundary condit ion is used to represent 
the structural symmetry of the assembly and to prevent 
rigid body motion in the X-direction. The lowest node on 
the symmetry plane is also constrained in the V-direction 
to prevent rigid body motion. 
Substrate 
Fig. 7: Finite Element Model of 1206 resistor 
Materia l Prope rties 
The finite element model con ists of a component, 
solder joint, copper pad and substrate, which are 
modelled using publ ished material propert ies for alumina, 
Sn3.8AgO.7Cu, copper and FR4 respect ively [8,9]. Since 
many material properties vary s ignificantly with 
temperature, temperature-dependent material properties 
are used in the ana lys is. Most materials undergo rap id 
creep deformat ion at temperatures above O.4Th• The 
solder, but none of the other materials in the assembly, 
operate well above O.4Th (0.5STh and 0.68Th), therefore, 
a creep material model is introduced for the solder joint to 
capture the effect of creep and therefore a llow estimation 
of fatigue damage during power cycling. Material 
properties fo r the SnAgCu solder joint are presented in 
Table 4 and a bil inear kinematic hardening (BK IN) 
material model is used for elasto-plastic modelling of the 
solder joint, which includes the Bauschinger effect due to 
cycl ic loading. To reduce the model complex ity and 
analysi time, on ly the so lder joint is modelled us ing this 
elasto-plastic material model. The steady state creep 
behaviour of the SAC solder joint is modelled using the 
sine hyperbolic law: 
Eo. = A[sinh(acr)]" exp[;~J. ( I) 
where A = 277984, a = 0.02447, n = 6.41, H/ R = 6500. 
E . d 
er IS a stea y state-creep srrain rate, a is stress, T is 
abso lute temperature [11]. 
Table 4 Material properties for SAC solder [8, 10] 
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Tcmperatur Young's CTE Yield Tangent 
c modulus (ppm/K) Stress modulus 
(K) (MPa) (M Pa) (M Pa) 
298 3233 1 21.2 38 
348 8285 21.7 30 
423 6517 23.0 17 
489K 
A 
B C f L---.J 
0p~: 1--------0 L 
Time 
Cooling from 489 K(A8) =48 sec 
Dwell at room terql erature (B C) = 3600 sec 
Rarrq:> DC = 300 sec 
Rarrq:> Ef & GH = 360 sec 
Hot & Cold dwell (DE, fG) = 300sec 
Hot dwell peak terrq:>erature (DE) = 333.5 K 
Terqleraturerange = 39.5 K 
Fig 8 Thermal history and power diss ipation creep 
simulation 
Results and Discussion 
154 
134 
132 
Case I & 2: This study is an extension to the work 
published in [8], where the same chip resistor assembly 
was cycled for five power cyc les. The previous analys is 
work was perfonmed with a sim i lar set of boundary 
conditions, thennal history and material properties, but 
the stress-strain hysteresis loop had not stabili sed after 5 
power cycles resu lting in a different stra in range for each 
of Ihe power cycles. Hence, the power cycling was 
cont inued for 10 cycles in this creep analysis. Since the 
solder joint is the main region of interest , a detailed study 
of stress and strain va riat ion is carried out for the fillet of 
the solder joint, which is the locat ion of both the 
maximum stress and strain. 
The distribut ion of shear stress in the solde r joint at 
the start of the hot dwell (point D in Fig. 8) and cold 
dwell (point F in Fig . 8) is shown in Fig. 9. It is clear 
from Ihe stress distribution that both Ihe thermal histories 
(Cases I & 2) predict s imilar stress variations in the 
solder joint. Evolution of s hear stress in the solder joint is 
a lso studied and shown in Fig. 10 . The fi gure shows the 
stress evolution for reflow, dwell at room temperature and 
two power cycles. Even though ten power cycles are 
simulated, the shear stress variation is shown only for two 
power cycles, s ince the stress cycle repeats for sub equent 
cycles due to thermal ratcheting. Simulation of renow 
shows the considerable amount o f residual shear stress 
(24 MPa) in the so lder joint after re llow solder ing. 
-15 - 7 1 
- 11 -3 5 
C<lSC 1: 2 1 MPa 
- 15 -7 1 
-11 -3 
(a) 
5 
(b) 
9 17 
13 21 
9 17 
13 21 
Fig. 9: Shear stress in so lder joint : at point D (a) and F (b) 
of the thermal history (Fig. 9) 
An hour dwell at room temperature, before the 
assembly is cycled, results in re laxation of the residual 
stress (reduction from 24 MPa al the end o f renow to 12 
MPa) induced during manufacturing of the assembly. The 
maximum shear stress in each power cycle did not exceed 
the initial residual stress of24 MPa, which indicates that 
stress levels induced in the solder joint during power 
cycling are with in the new y ie ld stress. The shear stress 
range was a lso studied and remained constant (24 MPa 
for Case I and 26 M Pa for Case 2) over the power cycle, 
which is also evident from the stress evo lut ion shown in 
Fig. 10. 
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Endofnfbw 
" 
Tu.-.. (.) 
Fig. 10: Evolution of shear stress in the solder joint 
The fatigue damage in the so lder joint is studied by 
considering the inelastic strain accumulation during creep 
analysis. Figure I I shows the accumu lation of inelast ic 
strain due to creep after reflow, dwell at room 
temperature and ten power cycles. The strain 
accumulation increases with time and Case 2 has a higher 
accumulation than Case I. The difference in the ine lastic 
strain accumulation at the end of ten power cycles is 5%. 
0 09 
Ten power cycles 
• Case I 
-- Case 2 
.~ 
~ 0.03 \ 
End or rcnO\ 
ooo L-------L-______________________ ~ 
o 6000 12000 ' 6000 
'lim(' (s) 
Fig. 11 : Evolut ion of inelastic strain in solder joint 
In fatigue life calculations using the stra in based 
Co ffin-Manson method, the inelastic strain range for a 
stabilised thermallpower cycle is used. Hence, the 
ine lastic strain range for every power cycle is ana lysed. 
Tab le 5 shows the ca lculated ine lastic stra in range over 
each power cycle for both of the thermal histories (Cases 
I & 2). This shows an initial decrease in stra in range as 
each cyc le progresses, but unlike the authors previously 
reported creep study [9], the stra in range reaches a 
constant value after the 9'h power cycle, which shows the 
stabil isation of stress-strain hysteresis. Comparison of the 
ine lasti c stra in range between cases I & 2 shows the 
importance of a non-uniform temperature distribution in 
the chip assembly. The uniform them,.1 history (Case 2) 
always shows a higher stra in range than the non-uniform 
thermal history (Case I) . An ine lastic strain range 
difference of 50% is observed at the end of the cycle 
stab il isation. Th is diffe rence has a direct implication for 
the fat igue li fe on the solder joint. 
Tab le 5 Inelastic strain range for power cycles 
Power Inelastic strain range % variation 
cycle Case I Case 2 
I 0.0028 0.0028 0 
2 0.0022 0.0024 9 
3 0.0019 0.0022 16 
4 0.0016 0.0020 25 
5 0.0013 0.0019 46 
6 0.0012 0.0018 50 
7 0.0011 0.0017 42 
8 0.00 11 0.0016 45 
9 0.00 10 0.0015 50 
10 0.00 10 0.0015 50 
Case 3: Finite element creep simulat ions were also 
carried out for powered chip resistor w ithin an ambient 
temperature vary ing between 2 18K and 398K. The 
simulations were carried out for ten cycles and the shear 
stress variation is shown in Fig. 12. The shear stress 
distribution in the solder joint is similar to that in Fig. 9, 
but with s lightly higher magnitude due to the higher 
thermal load. The stress variat ions were sim ilar to Case 2 
of power cyc ling, but a lso with increased magnitude . 
The shear stress range and ine lastic strain range for 
this s imulation is tabulated in Table 6. The shear stress 
range is constant between cycles, wh ich is similar to that 
fo r the Case I & 2 simulations. However, unlike the Case 
I & 2 simulat ions, the cyclic inelast ic strain range 
increases initially and attains stabi lisation earlier. The 
stabilised ine lastic strain range is 38 and 25 fo ld higher 
than for Case I and Case 2 respective ly , which is due to 
the higher range of cycl ic tempera tu re. This w ill greatly 
reduce the solder j oint fa tigue life. 
25 
20 
" 
15 
K,End of reflow 
Q. 
~ 10 
w 5 w 
~ ;;; 0 
Dwell at room 
temperature 
-5 
-10 
o 2000 
JWKowel~ 
I 
4000 
Time{s) 
V 
6000 
-
8000 
Fig. 12: Variation of maximum shear stress in the solder 
joint 
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Table 6 Inelastic strain range fo r cyclic vanallon of 
ambient temperature with chip resistor powered 
Cycle Shear stress Inelastic strain 
range (MPa) range 
I 32.6 0.0354 
2 32.8 0.0363 
3 32.9 0.0370 
4 32.9 0.0375 
5 32.9 0.0377 
6 32.9 0.0379 
7 32.8 0.0380 
8 32.8 0.0380 
9 32.8 0.0380 
10 32.8 0.0380 
Fatigue Life Estimation 
The fati gue life for the solder joint was calculated 
based on the stabilised inelast ic strain range. The 
commonly used Coffin-Manson relationship was used for 
the life estimation [11]: 
N, =(C'E;"r ' , 
(2) 
where, N, is the number of cycles to fa ilure (fatigue 
life), C' is a constant, and Em is the accumulated inelastic 
strain range for a stab ilised power cycle. For th is study 
the value of C' used was 0.0468 [11]. Table 7 presents 
the calcu lated cyclic strain ranges used in fa tigue life 
ca lculations, along with the predicted life for both power 
cycling and cyclic variation of ambient temperature wi th 
the chip resistor powered. As expected, there is a 50% 
improvement in the fatigue life of the solder jo int with 
Case 1 in comparison with Case 2. However, in the case 
of cyclic variat ion of ambient temperatures, the fa tigue 
li fe decreased drastically due to the higher level of 
stab ilised cyclic inelast ic strain. 
Table 7 Predicted fa tigue for solder joint 
Ine last ic Pred icted 
Thermal history strain fatigue life 
range (cycles) 
Power 
Case I 0.00 10 2 1367 
cycling 
Case 2 0 .00 15 14245 
Cyclic va riation of 
ambient 0.038 562 
temperature 
Co nclusions 
I. The experimental study shows that the temperature 
distribution in a powered electronic assembly is non-
unifonn, and consideration of a un iform temperature 
distribution for finite element analys is would result 
in an over estimation of the fatigue damage in the 
solder joints. 
2. The creep study shows that the considerable amount 
of residual stress is induced in the solder joint by the 
refl ow process but decays wi th dwe ll at room 
temperature. The stress cycle repeats w ith the 
subsequent power cycle because of themml 
ratcheting. 
3. The number of cyc les before stabilisation of the 
stress-strain hysteresis loop in the power cycl ing 
analysis was 9, while for cyclic variation of ambient 
temperature analysis it was 7. This shows that the 
results of any simulations must be assessed on a case 
by case basis to ensure stabili sation has occurred. 
4. Application of a non-uniform temperature 
distribution during the creep analysis results in a 
lower stra in accumulation and a significant 500/0 
difference in stabilized inelastic stra in range has 
similar implication on the fat igue life calculation. 
5. Creep analysis for cyclic amb ient temperature 
variation significant ly increases the stabilised strain 
range, which in turn affected the solder joint fa tigue 
life. 
The present study was carried out u ing published 
material properties for bulk Sn3.8AgO.7Cu so lder. In a 
fu ture study, experimentally obtained mate rial properties 
for solder within a joint wi ll be used fo r modelling of 
both elasto-plastic and creep behav iour. 
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Soldering is extensively used to assemble electronic components to printed circuit boards or ch ips to a 
subs[rate in microelectronic devices. These solder joints serve as mechanica l, thermal and electrica l inter-
connections, therefore. their integrity is a key reliability concern. However, newly introduced lead- free 
solders do not have a long history of applications in the industry and there is a lack of established mate-
rial models of their behaviour over the wide temperarure range experienced by elecrronics systems. 
Therefore. an extensive reliabiliry srudy is required before introducing a new lead-free solder material 
in the electronic industries. Moreover. most of the solder materials have low melting temperatures. 
and are prone to creep in service. The cyclic temperature operating condition (powercycling) of the solder 
joint can resul t in the creep fatigue fa ilure. Thus. a computational technique is used to investigate creep 
damage in solder joints. The present paper. deals with creep damage of lead-free solder joints for pow-
ercycling using finite element analysis with the consideration of experimentally observed non-uniform 
temperature di stributions in the 1206 surface mount chip resis[Or. In addi tion. a comparison is made 
for inelastic strain accumulation and fatigue life for creep damage study for spatially uniform and non-
uniform temperature powercycling. 
1. Introduction 
Solder joints provide both electrical connection and mechanical 
support to electronic devices. which makes them indispensable in 
electronic packaging. Tin-lead (SnPb) solders were first used for 
metal interconnections about 2000 yea rs ago (1 I. [n e lectronic 
industry. eutectic or near-eutectic Pb-bearing solder alloys. which 
meet most of the requirements for a good solder material. are 
extensively used. Research to replace the we ll -estab li shed Pb-
based solder alloys with new lead-free solder a lloys has gained 
importance due to the introduction of legislation on removal of 
lead from all electronic products in most parts of the world. 
Although several commercial and experimental Sn-based Pb-free 
solder alloys exist. none can be considered as a full substitute to 
tradi tional Pb-based solders. This is due to a relatively low melting 
temperature of the larrer as compared to new lead-free solders. 
Nevertheless. new solders need to possess the desirable mate rial 
propert ies. re liabili ty and manufactu rabi li ty. 
Solder joints used in the electronic packaging operate under 
high homologous temperatures (T1lo a ratio of operating tempera-
ture and melting temperature o n absolute scale) compared to its 
melting temperature. The rypical operating conditions of solder 
joinrs are powercycling. vibration and impact (e.g. due to drops ) 
load ing and changes in environmental temperature. Integrity of 
• Corresponding author. 
£·mail address: v.silberschmidIClboro.dc.uk (P. Hegde). 
0927-0256/S - see front matter Cl 2008 Elsevier B.V. All rights reserved. 
doi: 1 0.1 016Jj.commatsci.2008.05.005 
" 2008 Elsevier B.V. All rights reserved. 
solder joints is critica l for re liab le functioning of e lectronic compo-
nents. The dominant type of failure in solder joints is creep fatigue 
due cyclic variations of load. Therefore. it is imperative to study the 
reliability aspects of new Pb-free solder joints in electronic pack-
ages before its broad use in various electronic packing. Accelerated 
temperature cycling (ATC) is a well-established experimental test 
used to study the reliability in the e lectronic industry. In this test. 
e lectronic components are placed in a chamber. in which temper-
ature is cycled between extreme magni tudes. Du ri ng th is test. at 
each instant. the oven operates quas i-starica lly. reachi ng a uniform 
temperature practically instantaneously. 
The popularity of the acce lerated thermal cycl ing is due to irs 
simplicity in concept and operation. However. in recent years. 
there is an increasing debate on the applicability of thermal cycling 
tests for rel iabili ty studies since under the actua l operati ng condi-
tions. the heat is generated by a powered electronic device. and as 
a result. the package is under anisothermal conditions (21. Thus. it 
is believed that powercycli ng acce le rated tests. which resu lt in un-
even heating of electronic packages. represents service conditions 
more reali sti ca lly. The typica l temperature- and power-cycling 
tests are carried out in the range from - 40 °C to 125 °C and O°C 
to 100 °C making both creep and fatigue a potential microscopic 
failure mechanism due to the hig h homologous temperature rh. 
to which solder is exposed. 
The present paper continues the previous work (31. where an 
elasto- plastic behaviour of the solder joint at thermal cycling was 
stud ied for assumed both unifo rm and non-uniform tem perature 
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listributiollS in the 1206 ch ip res istor assembly. This paper focuses 
In a creep behaviour of solders under powercycling. Initially. the 
'xperimental work carried out to establish the temperature distri -
lutions for powering of the surface mount chip resistor. which is 
.ctual representation of fie ld use cond itions. is described. These 
emperature distributions are used in the fin ite element creep 
Inalysis to study the creep damage accumulat ion in the solder 
oi nt of 1206 chip resistor for five power cycles. Creep analysis is 
'arried our for both uniform and non-uniform temperature distri-
)u tions (two cases of rhermalloading) in the chip res istor that are 
~x pla in ed below. Fina lly, fatigue lives are calculated for both cases 
)f thermal loading based on the Coffin-Manson approach and com-
)arison is made between them. 
!. Experimen tal 
To assess the non-uniformi ty of temperature distributions in the 
1206 ch ip res istor due to powercycling, a series of experiments are 
:arried out to acquire the temperature fie ld using an infrared (IR) 
~hermosenso rik camera. The temperature measuring technique is 
;i milar to the one described in 131. Thermal rad iation from the sur-
ace. w hich has a wavelength spectrum dependent on its tempera-
ure, structure and composition of the surface, is measured in the 
~xperiment The higher the temperature, the more radiation is 
~mitted: the temperature is measu red by ana lysing thermal radia-
:ion. Infrared-measuring technique is contactless and non-destruc-
:iveand supplies information with spat ial and tempora l resolutions 
:hat are usually not ach ievable with other measuring techn iques. 
?1. SpeCimen deSCription 
The construction of the studied 1206 chip resi stor is shown in 
:"ig. 1. It consists of a thick-fi lm resistive element mounted on an 
tlumina subsrrate. The res istive element is covered with protective 
:oating. The e nds of the alumina substrate are covered with elec-
:rodes, which are used to power the chip resistor. Thi s 1206 chip 
'esistor can operate in the temperature range between - 55 °C 
Ind +125 0c. It has resistance 1.8 kn and the maximum power dis-
;ipation 0.25 W. As the ambient temperature increases, the power 
jissiparion should be decreased to match the maximum power dis-
iipation of the chip res istor. The required power supply to ach ieve 
:he maximum power dissipation at room temperature is 21 .3 V, 
Nhich corresponds to the current with 0.01183 A. 
The above described chip resistor is mounted on a FR4 substrate 
:width 3.2 mm) w ith 35 ~Im thick copper track (Fig. 2). The chip 
resisto r is connected to the copper track with a lead-free eutectic 
5n3.8AgO.7Cu solder alloy. Electri c connections a re made to copper 
track for powering the chip resistor. 
2.2. Experimental set up 
The experimental setu p. used for acquiring the temperatu re 
data for the chip resistor assembly. is presented in Fig. 3. The chip 
resistor is painted with a matt black paint and mounted on a woo-
den block. w hich is placed over a variable lab jack. The camera, fit-
ted with an infrared micro lens. is mounted on the tripod (not 
shown in Fig. 3). The specimen is powered on for a few minutes 
to stabilise the temperatu re distribution in rhe specimen. then 
the micro le ns is focused on the specimen a nd the tempe rature 
profile is captured. The experiment is carri ed out (Q capture the 
temperature profile in the chip resistor assembly for two different 
power conditions - 0.25 Wand 0. 15 W. The results are presented 
only for maximum power condition due its re levance for the 
numerical simulations presented in this paper. 
2.3. Experimencal resulrs 
A typical measured tempera ture distribution over the chip res is-
to r is demonstrated in Fig. 4: it is evident that the maximum temper-
ature 61.5 °C is at rhe centre of the chip where heat is genera ted due 
to res istance of the th ick-film resistive element. This heat is con-
ducted to other parts of the assembly. It is also observed that the 
temperarure distribution decreases at the corners of the chip resis-
tor, which is an indication of the temperature non-uniform distribu-
tion in the assembly. This is justified by Fig. 4b and c, demonstrating 
temperature distributions along two orthogonal lines. One of these 
d istribu tions is more symmetri c (Fig. 4b) than another; th is is due 
to eccenrric ity of the resistive e lement's pos it ion a lo ng line 2. 
The validation of the temperatu re distributions captu red with 
the thennal camera is made by comparing it with the temperature 
obtained by means of thermo-couple measurements. A very fine 
thermo-couple w ith diameter of 40 ~lm is used for the la tter to 
avo id heat d iss ipation through it. The thermo-couple was ca li-
brated by measuring temperature of boiling water. The comparison 
of temperatures at different locations of chip res istor assembly is 
p resented in Table 1: the locations considered for are given ill 
2 3 
5 
.A Chip rtSisto r ~ 6 7 
Sold!, joint FR4 substra te cop~trac .. _ ~~4-=~~~~~~ ~~~ 1.Gmn 
-~ 1 _____ ---=9 _____ -I1 10 
12mm 
Fig. 2. Mounting of chip rcsislor on FR4 substratc. 
Protective coating 
Alumina substrate 
Thick film resistive 
element 
Electr(lde (inner) 
___ -Ele!ctrclde (between) 
Elelctrt)de (outer) 
Fig. 1. Construction of a 1206 chip resistor. 
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/ Wooden block 
Fig. 3. Experimental setup (without infrared camera), 
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Fig. 4. Temperature distributions in chip resistor: Ca) Over chip surface. Cb) Along 
line 1. (c) Along line 2. 
Fig. 2. A maximum temperature discrepancy 1.5 °C between two 
measuring techniques is obselVed at the centre of the chip. while 
at other locations it is about 1 0c. The temperature measurement 
Table 1 
Temperature m,lgnitudcs measured with thermocouple and thermal camera 
Loc,l.[ion (sce Room temperature '" 220 C Room temperature '" 24.5- C 
Fig. 2) Morning Afternoon 
Thermocouple Thermal Thermocouple Thermal 
(.lmera camera 
60.5 6 1.5 62.5 65.5 
2 56 55 57 55 
3 54 54 56.5 53 
4 39 38 44.5 43.5 
5 53 55 
5 52 54 
7 39 38 44 43 
8 38 41 
9 45 46 
10 38 41 
in the afte rnoon estimates a slightly higher temperature level 
(65.5 QC) due to the increase in the ambient temperature; the dis-
crepancy is also higher here. However. the temperature gradient in 
the chip resistor assembly remains nearly the same (23.5 QC). The 
obtained temperature d istribution is used as input information 
for finite element creep analysis. 
3. Finite element analysis 
The complexity of the studied structure makes the use of ana-
lytical techniques cumbersome and presupposes employment of 
numerical simula tion too ls. The finite e lement analysis is an obvi-
ous choice to solve a thermomechanical problem for a complex 
behaviour of the multi -material assembly exposed re non-trivia l 
thermal boundary conditions. The use of numerical simulations 
can reduce the time and cost associated with the reliabi li ty study 
of solder joints. which otherwise include a time consuming and 
expensive experimental technique - ATC - used to assess the reli -
ability of e lectronic product. 
3. 1. Geomerry and material 
Both 2D and 3D finite element models of the analysed assembly 
(see Fig. 2) are bui lt [Q study the evolution of stresses and creep 
da mage accumulation duri ng powercycling. The geometry used 
for finite element ana lysis is the one used in t he experiment. The 
geometric dimensions for both 2D and 3D are s imilar [Q those used 
in (3J. 
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a ble 2 
~atcriol properties or Sn3.8AgO.7Cu (4) 
cmpcrarure (K) Young's modulus (MPa) Poisson's r.nio CTE (ppm) Density (gm/cm') Yield stress (MPa ) Tangent modulus (MPa) 
98 
48 
·23 
32331 
8285 
6517 
OA 
OA 
0.4 
21.2 
21.7 
23.0 
Since material properties vary with temperature, remperarure-
lependent material parameters are introduced into the FEA. The 
nateria l properties used [0 model a ceramic component. copper 
)ad and FR4 are the same as in 131. The undertaken studies showed 
hat powercycling induces stress levels in solder joints beyond 
fie ld and temperatu re ranges between O.55Th and a.68Th• When 
'he operating temperature is more than O.4Th. most of the mate ri -
lis undergo creep defo rmation. Therefore. t he creep materia l mod-
~ I is introduced for the solde r joint to capture the effect of creep 
jamage during powercycling. Material properties for the SnAgCu 
;older joint are shown in Table 2 [4 1. and a bilinear kinematic hard-
~n ing material model is used for elasto-plastic modelling of the 
;older join t. which includes the Bauschinger effect due to cyclic 
oadi ng. To reduce the complexity and analysis time. only the 
inAgCu solder joint is modelled with the elasto-plastic material 
)ehaviour. Its creep behaviour is desc ribed by the hyperbolic sine 
law used for the steady-state creep: 
~, = Asinh (Mj"exp [~~ , ( I) 
where A - 277984. a - 0.02447. 11 - 6.41. H/R - 6500. i:a is a 
steady sta te-creep strain rate. (J is a stress level. T is absolute tem-
perature [5). 
3.2. Elemenr selecrion and meshing 
20 fi ni te element modell ing is implemented with plane strain 
elements to bette r represent t he fie ld prob lem and com pared with 
the 3D formulation. Only one-half of the geometry is mode lled to 
make use of the symmetry of the structu re. The commercial FEA 
software package ANSYS is used for both fin ite element modelling 
and analysis. A 20 model is bui lt with 4-noded PLANE182 elements 
with the plane strain option. The 20 finite element model conta ins 
8058 elements with finer mesh at the solder jOint area that is the re-
gion of interesr. The 3D finite element model is bui lt with 8-noded 
SOLID 45 element. and there are 33.017 elements in this model. 
A 
E H 
F 273 K G 
FIg. S. Thermal profile used in powercycling: Renow (AB ) - 48 s: Dwell ,H room 
remper.uure (BC) - 3600 s: Ramp (EF, CH ) - 360 s: Cold dwell (FG) - 300 s: Peak 
temperatures of power cycle (0 and E) - 333.5 ec: Temperature range of power 
cycle 60.5 "C, 
7.5 
7.5 
7.5 
38 
30 
17 
3.3. Loads and boundary conditions 
154 
134 
132 
In the present creep analys is. only a thermal load is considered, 
which is a major cause for creep fatigue failures in solder joints. 
The thermal load for the 1206 chip res istor assembly is applied 
th rough powercycling. Research has been carried out to decide 
upon the dwell time used in t he powercycling. Si nce most of the 
creep damage accumulation takes place during the hot dwell 121. 
The longer hot dwell resu lts in higher accumulation of inelastic 
strai n and a shorter fatigue li fe. In contrast. shorter dwells do not 
allow a sufficienr time for creep damage and resul t in a higher fa-
tigue li fe. Furt her, accord ing to previous resea rch. t he fat igue li fe is 
most sensitive to the hot dwell time that ra nges between 5 and 
10 min. Effect of hot dwell time on creep damage accumulation 
is inSignificant w hen it is beyond 10 min (21. Therefore. it is critical 
to se lec t the proper dwe ll time in the powercycling to accurate ly 
represent the test condition. In the present powercycl ing used for 
creep analys is. 5 min hot and cold dwell time is used with total cy-
cle time of 22 min. Details of temperature changes during the 
power cycle used in our simulations are given in Fig. S. 
Most commonly. creep ana lysis for powercycling is carried out 
conSidering a uniform temperature distribution in the chip resis-
tor. This does not accurately represent the temperature distribu-
t ion in the assembly w hen it is powered. Therefore. in the 
present creep ana lysis two different thermal profi les are used for 
powercycling: a non-uniform temperature d istri bution in the chip 
res istor assembly at hot dwell (Thennalload case 1 ) and a uni fo rm 
temperature at hot dwell w ith the temperature corresponding to 
t he maximulll one at the measured distribution when the chip 
res istor is powered on to its full power (Therma l load case 2). This 
e nab les us to compare the creep damage accumulated in the solder 
joint due to two assumed boundary cond itions. The temperatu re in 
both thermal profi le changes between 273 K a nd 333.5 K (w hich is 
the maximum temperature in the chi p resistor assembly when 
chip resistor is powered to its maximum load). Fig. 5 shows the 
power cycle used in creep ana lysis. Before the chip resistor assem-
bly is subjected to powercycling. reflow (li ne AB) and a one-hour 
dwell period at room temperature (line BC) is simulated for creep. 
CD represems the ramp from room temperature to [he hot dwell 
with a 5 min dwell (line DE). Then the temperature is ramped 
down (line EFl to tile cold dwell (0 · C) with 6 min ramp. After 
5 min of the cold dwe ll ( line FG), temperature is aga in ramped 
up (line GH) for the hot dwell to s ta rt powercycling aga in. 
The structu ra l bou ndary condition employed for creep analys is 
is similar to the one in (31 - a symmetry boundary condition is 
used fo r [he fini te element model to represent [he symmetry and 
restrain the rigid body motion. In addition, a bottom node in the 
symmetry plane is also restrained in the vertica l direction. 
4. Results and discussion 
4. J. Thennal analysis 
A t he rmal ana lysis is carried out to obta in the temperatu re dis-
tribution for the 1206 chi p res istor assembly w hen the resistor is 
powered on to its maximum power condition (0.25 W) a[ room 
temperature. The temperature distribution obtained from our 
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a 333.5 328 
313 
Copper pad 
Subslratc 
318 311 
Linear varying temperature 
b 
311 3 1 3.~ 316 318.~ 321 32J.~ 326 328.~ 331 333.~ 
Fig. 6. Thermal analysis for chip resistor assembly: (a) Temperature bound.uy 
conditions. (b) Calculated temperature dimibul ion (in K~ 
experimental work is used as the boundary condition for the fin ite 
element thermal a nalys is. Fig. 6a demonstrates the temperatu re 
boundary condition used for thermal analysis. w hile Fig. Gb shows 
the temperature d istribution in rhe chip assembly for maximum 
power condition. This is rhe temperature distribution used at rhe 
hot dwell of the power cyc le in thermal load case 1. 
4.2. Structural analysis 
4.2. J. Comparison DJ 2D and 3D finite element simularion 
A comparative study is implemented to dec ide on the type offi-
nite element modelling-20 or 3D-for creep analysis. This study is 
carried out for the thermal profi le with a uniform temperature dis-
tribution in the chip assembly. A creep analysis is conducted for 
both 20 and 3D models with similar loads and boundary condi -
tions for three power cycles. The obtained distribution of shea r 
stresses in the solde r joint at the end of the dwell (point C in the 
therma l profi le. Fig. 5) at room temperature is shown in Fig. 7. 
From comparison of 3D and 20 stress distri bu tions. it is obvious 
t ha t the stress magni tudes (between - 6 MPa and 12 MPa ) and 
positions of thei r extreme levels match very closely in both 
models. 
Evolution of shear creep strain and stress is also studied for both 
3D and 20 models over the dwell period at room temperature and 
three subsequent power cycles. The shear stresses calcu lated at a 
maximum stress location in the solder joint's fi ll et are compared 
in Fig. 8a. It is obvious that both sche mes provide very close results 
over the cycle time. except for a s light discrepancy during the 
beginning of the dwell period. The evolution of shear creep strain 
over the dwell and subsequent power cycles is depicted in 
Fig. 8b for both types of dimensions. It is obvious from the graph 
that levels of shear creep are particularly the same in the initial 
period (till 2855); thereafter a difference between the graphs ap-
pears. However. this difference between 3D and 20 models nar-
rows as the powercycling progresses. changing from 6% in the 
first power cycle to 3% in the third power cycle. This indicates that 
20 fini te element simulations pretty well match 3D s imula tions. 
-6 
·3 
b 
-6 -3 o 3 6 9 12 
Fig. 7. Distribution or shear slresses in 3D (a) and 20 (b) after dwell .11 room 
lemperature. 
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Fig. 8. Evolution of shear st resses (a) and shear strains (b) in 20 and 3D creep 
analysis. 
and further creep analysis can be carried out using the 20 model 
to reduce the computational time. 
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2 10 
b 
6 
Case I: 37 MP. 
Case 2: 38 M Pa 
2 10 
6 
18 
14 
18 
14 
26 34 
22 30 38 
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22 30 38 
Fig. 9. Equivalent stresses in solder joint: a t point 0 (a ) and F (b) of the Ihc rm.lI 
profile (Fig. 5), 
a 
Case I: 2 MPa 
- 15 -7 1 9 17 
-11 - 3 5 13 21 
- 1 5 - 7 9 17 
- 11 - 3 5 13 21 
FIg. 10. Shear Stresses in solder joint: .n point D (a ) ol nd F (b ) of lhc thermal profile 
(Fig. 5). 
4.2.2. Creep analysis 
A detailed creep a nalysis of the 1206 chip res isror assembly is 
carried out for five power cycles with two different thermal condi-
tions corresponding to thermal load cases 1 and 2. The calculated 
distribution of the equivalent stress in the fill et of the solder joint 
at the sta rt of the power cycle (location 0 in the thermal profile) is 
shown in Fig. 9a. There is no sign ificant difference in the stress dis-
tributions between non-uniform and uniform thermal load cases 
w ith the respective maximum stresses 15 MPa and 17 MPa. A sim-
ilar observation can be made for the stress distribution at the start 
of the cold dwe ll (point F in the thermal profil e, Fig. 5). However, it 
is evident from Fig. 9b that the level of stresses in the so lde r joint is 
higher for the cold dwell compared (Q that for the hot dwell due to 
higher thermal strain. Fig. 10 presents the shear stress distribu-
tions for the same moment of the the rmal history. The analysis 
of stress distributions in the solder joint demonstrates that the sol-
der fi llet is the area of stress concentration tha t is the potential 
location for crack initiation. 
A study of evolution for borh equiva lent and shear stresses for 
the location of the maximum stress in the solder joint's fillet over 
five power cycles is carried out for two thermal load ing cases. In 
addition, the stress range in each power cycle is calculated and 
compared for these two cases. Figs. 11 and 12 illustrate the va ria -
tion of equiva lent a nd shear stresses, respectively. in the solder 
joi nt's fillet over the dwell at room temperature and five power cy-
cles. Both the maximum equivalent stress (42 MPa) and the maxi-
mum shear stress (24 MPa) are observed at t he end of reflow. The 
magni tudes of both stresses decrease with relaxation representing 
the dwe ll at room temperature. The stress variation shows that 
stress cycles practically do not change the shape: there is a de-
crease in the magnitude for the lowest poi nt; the decli ne of the 
45.00 
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Table 3 
Range of equivalent st ress in power cycles 
Cycle Range of equivalent stress (MPa) 
Thermal load case 1 Thermal load case 2 
1 22.S 25.5 
2 23.0 26.5 
3 23.8 27.9 
4 24.8 28.9 
5 25.6 29.6 
T<lble 4 
Range of shear stress in power cycles 
Cycle 
1 
2 
3 
4 
5 
Range of shear Strt'ss (MPa) 
Thermal load case I 
21.8 
22.6 
23.1 
23.4 
23.7 
Thermal load case 2 
25.3 
25.9 
26.2 
26.5 
26.8 
Difference (S) 
11.8 
15.2 
17.2 
16.5 
15.6 
Difference CS) 
16.1 
14.6 
13.4 
172 
13.1 
maxi mum va lue w ith power cycle is significa ntly less pronounced. 
Differences between the stress ranges fo r cases 1 and 2 of thermal 
loading were studied. and resu lts are presented in Tables 3 and 4. 
From this study. it is clear that stress range is nea rly consta nt 
(24 MPa for the non-uniform temperatu re distri bution case and 
27.5 MPa fo r the uniform one) and the uniform temperature distri-
bution case always results in the higher level of the stress range for 
both equivalent and shear stresses. 
A study on creep strain accumulation is a lso conducted to fi nd 
out the extent of creep damage caused by powercycling in the sol-
de r joint. It was shown in ou r previous work 13 ] that the cri tical 
temperatures corresponding to the onset of plastic now are we ll 
within the range of thermal cycling of solde r joints (presuppos ing 
the account for plastic strain component). In the conducted creep 
analys is accounti ng for the elasto-plastic material behaviour of 
SAC solder. the inelastic strain in the solder joint is calculated. This 
is due to both plastic and creep deformation. Evolu tion of this 
strai n in the fi ll et of the solde r joint is demonstrated in Fig. 13 
for powercycl ing. It is obvious t hat acculllula tion of inelas ti c stra in 
increases with ri me due creep. The inelastic stra in contribution due 
to plasticity ceases at the end of renow (point B in the thermal pro-
fil e. Fig. 5) since the magni tudes of stresses induced in the solder 
joint in subsequent power cycles do not exceed the level atta ined 
at rhe end of renow. The comparison of inelastic strains fo r cases 
1 and 2 indicates that strain accumulation is always h igher in case 
of the uniform temperature distribution. The inelastic strain ra nge 
for each power cycle is given in Table 5. Interestingly. this stra in 
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Fig. 13. Evolution of inelastic strain in solder joint 's fillet ( Fig 10). 
12000 
T.lble 5 
Range of inelastic st rain in power cycles 
Cycle Range of inclaS(ic slr.lin Difference CS) 
Thermal load case I Thermal load case 2 
1 0.00622 0.00625 0.42 
2 0.00467 0.005 12 9.52 
3 0.00402 0.00462 14.97 
4 0.00363 0.00433 19.17 
5 0.00337 0.00414 22.80 
ra nge is almost the same in the fi rst power cycle for bmh cases. 
This range decreases as powercycling progresses, an indication 
for the stabilisation of the stress-strai n hysteres is loop after few 
power cycles. The di fference in inelastic strain ranges between 
cases 1 and 2 increases from 0.42% in the fi rst power cycle to 
22.S% in the fi fth power cycle. This difference has a direct effect 
on the corresponding fatigue lives. 
4.2.3. Farigue life esrimarion 
There are various methods to calculate the fat igue life of solde r 
joints. One a mong the most commonl y used is the strain-ra nge 
based Coffin- Manson method. The following Coffin- Ma nson equa-
tion 15 ] is used to calculate the fat igue li fe based on the inelastic 
st rain range obtained from the creep analysis: 
(2) 
where Nr is the number of cycles to failu re (fatigue li fe ). 
C - 0.046SI5 ]. Cacc is the accu mulated ine lastic stra in range per cy-
cle. Fatigue life for both cases is calculated based on the strain 
range in the fi fth power cycle (see Table 5). The calculated fatigue 
li fe of case 1-6341 cycles-is 23% higherthan that for case 2 (5161 
cycles). This indicates t hat consideration of the non-uniform tem-
peraru re distribution has a s ignifica nt effect on the estimate of the 
fat igue li fe of solder joints. 
5. Conclusions 
The fi ni te-e lement creep study of a surface mou nt res istor un-
de r non-uniform temperature loads aJlows us ro draw the fo llow-
ing conclusions: 
1. The experimenta l study of the chip res isror shows that the te lll-
perature d istribu tion in the assembly is not uniform under the 
cond ition of powering. 
2. An assumption of the uniform temperatu re distribution in the 
chip resistor assembly overestimates the inelastic strain accu-
mulation. This overestimation results in the lower predicted 
fatigue life compared to the case of the non-uniform tempera-
ture dist ribution. 
3. Accumulation of plastic stra in in the solde r join t ceases afte r t he 
refl ow making creep the main source of the ine lastic deforma-
tion in t he join t. 
4 . The range of inelastic strain stabilises w ith the increase in the 
number of power cycles. 
The next stage of fini te element analys is of re liabili ty of 
lead-free surface mount assemblies will be li nked w ith di rect 
introduction of interfacial crack initiation and growth, which 
will be implemented using cohesive zone elements at the 
inte rfaces. 
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